

Module - 4

Simple flip-flop Applications

Introduction:

Flip-flop is nothing but a binary cell capable of storing one bit information, & can be connected to perform counting operations. Such a group of flip-flops is called Counter.

The collection of flip-flops can be used to store a word, is called Register.

A flip-flop can store 1-bit information. So an n-bit register has a group of n flip-flops & is capable of storing any binary information/number containing n-bits.

Register.

* Registers are used to store data in a digital system.

* A 4-bit register can store binary bits from 0000 - 1111. These are called contents or states of a register.

Thus a 4-bit register has 16 possible states.

* A cascade of 4 flip-flops configured as a register can store one nibble of data.

* Shift registers are capable of moving or shifting the data stored in their flip-flops in either directions.

Ex:- Consider a 4-bit shift register with data 0100 or decimal 4. A left shift results in 1000 or decimal 8 & a right shift results in 0010 or decimal 2.

* Each left shift has a "multiplication by 2" effect & each right shift has a "division by 2" effect.

* Shift registers which can shift data in both directions are called bi-directional shift registers.

* Those which can shift data in only one direction are called unidirectional shift registers.

* Hence there are classified based on whether data is input or output in - serial or - parallel fashion.

* When information is transferred in parallel manner, all the bits in the information are handled simultaneously, as a single entity at a time.

No of i/p lines required are equal to no of bits in an information & requires one clock pulse.

* Information transfer in serial manner involves bit by bit availability at a time [one bit at a time].

This type of transfer requires single i/p line & no of clock pulses = no of bits in an information.

* Thus, there are 4 possible ways of data transfer.

They are 1) Serial In Serial out (SISO)


2) Serial In parallel out (SIPO)

3) Parallel In parallel out (PIPO)

4) parallel In Serial out (PISO)

Serial In Serial out (SISO):

* A 4-bit SISO unidirectional shift register using positive edge triggered D flip-flops is shown below.



* The D inputs of each flip-flop is connected to the Q of the previous stage to the left.

* The Control i/p's of all flip flops are connected together to a common synchronized clock. Thus, upon the occurrence of the positive edge of clock signal, the content of each flip flop is shifted one position to the right.

* The data on the serial in line gets stored in flip-flop A & appears at Q_A.

* The Content of leftmost flip flop after clock signal depends on serial data input line & Content of rightmost flip-flop before a clock signal is lost.


Ex: Serial data: 1101

initial data	0000	Serial o/p
clk	$Q_A Q_B Q_C Q_D$	
↑ 1 → 1	0 0 0	↑ x 1 1 0
↑ 0 → 0	1 0 0	↑ x x 1 1
↑ 1 → 1	0 1 0	↑ x x x 1
↑ 1 → 1	1 0 1	

Circular Shift Register:

In some application, the information within register must be preserved, by avoiding loss of information at the o/p of last flip flop.

For this, Serial data o/p line is connected to serial data in line as shown below. This type of register is called Circular shift register.




Ex: If Content is 1011, upon the occurrence of +ve edge of clock signal it becomes, 1101.

Serial In Parallel Out (SIPO) Shift Register:

* In this case, the data bits are entered into the register serially i.e., one after the other, The information is available as a single entity, i.e., parallel out @ flip flop o/p terminals.

* This type of register provides serial to parallel conversion of information.




CLK	Serial data	QA	QB	QC	QD
↑	1	1	x	x	x
↑	0	0	1	x	x
↑	1	1	0	1	x
↑	1	1	1	0	1

Parallel out

observe that once the 4 bit data is shifted in after 4 clock pulses, the data stored in each flip-flop is available at the respective 'Q' o/p's.

Parallel In Parallel out (PIPO) Shift Registers:




In this type, the bits are entered in parallel i.e, simultaneously into their respective stages on parallel lines & the bits appear on parallel outputs simultaneously upon the occurrence of clock pulse.

CLK	Parallel In				Parallel out			
	D0	D1	D2	D3	Q0	Q1	Q2	Q3
↑	1	0	0	1	1	0	0	1

Parallel in Serial out [PISO] Shift Register.


In this type, the bits are entered in parallel. i.e., Simultaneously into their respective stages on parallel lines.



- * Fig above shows a parallel in Serial out unidirectional shift register.
- * There are 4 i/p lines D_0, D_1, D_2, D_3 for entering data in parallel into the register & parallel o/p's are Q_0, Q_1, Q_2, Q_3 .
- * Shift/load is the control i/p which allows shift or loading data operation of the register.
- * When shift/load is @ logic 1, all the upper AND gates are enabled, Serial i/p (D_0) appears at D i/p of flip flop A.
- * The 'Q' o/p's of flip-flops A, B & C appear respectively at the 'D' i/p's of flip-flops B, C, & D (next right flip-flops).
- * The data gets shifted right on the application of clock pulse.
- * When shift/load is at logic '0', lower AND gates get enabled & upper AND gates get disabled.
- * The parallel i/p's now appear at the respective 'D' i/p's thereby facilitating parallel i/p. (i.e., all 4 bits are stored simultaneously).

Universal Shift Register

- * A universal shift register is one which is bi-directional & has capabilities to accept both serial & parallel inputs as well as capabilities of serial & parallel o/p.
- * Fig below shows the 4-bit universal shift register. It has all the capabilities listed above.
- * It consists of 4 flip-flops & 4 multiplexers.



* The mode selection table & symbol are shown in fig's below.

Select lines S_1, S_0	Data selected	operation.
0 0	I_0	hold
0 1	I_1	Shift right
1 0	I_2	Shift left
1 1	I_3	parallel load.

fig: Mode Selection table.




fig: Symbol.

(4)

* Depending on select lines of multiplexers [mode control lines] the register can retain its current state, shift left, shift right. Each of these operations is the result of +ve edge of clock signal.

* Logic-0 on the asynchronous \overline{IP} \overline{clr} , clears register contents

* When $S_1, S_0 = 00$, I_0 of the mux is selected. The Q. o/p. of flip flops are connected to their respective 'D' i/p's & upon the occurrence of the clock pulse 'D' i/p's appears at 'Q' o/p. \therefore There is no change in register content.

* When $S_1, S_0 = 01$, I_1 of mux is selected, serial input for shift right gets connected to 'D' i/p of flip flop A, Q_A to D_B , Q_B to D_C , Q_C to D_D . Now, upon the occurrence of the clock pulse, register shifts the data to right by one bit position.

* When $S_1, S_0 = 10$, I_2 of mux is selected, serial input for left shift get connected to 'D' i/p of flip flop D, Q_D to D_C , Q_C to D_B & Q_B to D_A . Now upon the occurrence of clock pulse, register shifts the data to left by one bit position. i.e., it performs left shift operation.


* When $S_1, S_0 = 11$, I_3 is selected & I_A, I_B, I_C, I_D appears at D_A, D_B, D_C, D_D respectively constituting parallel inputs.

Applications of Shift Register:

1. Serial In Serial out (SISO) shift register can be used introduce time delay in digital signals.
2. Serial In parallel out (SIPO) shift register can be used to convert data in serial form to the parallel form.
3. Parallel In Serial out (PISO) shift register can be used to convert data in parallel form to serial form.
4. Shift register can also be used as counter, to identify time sequences for specific instances.

Counters

- * A sequential circuit that generates prescribed sequence of states upon application of clock pulses is known as Counter.
- * Counter is a cascaded arrangement of flip-flops configured to give a specific sequence on application of a clock.
- * Counters are used for counting number of clock pulses arriving at its clock input & are useful for generating timing sequences to control operations in a digital system.
- * Each step of the sequence is dependent on the contents of the flip-flops & is called a state of a counter.
- * The modulus of a counter is the total no of states of the counter.
- * If counter is cascade of n flip-flops, then no possible states are 2^n . The no of states may be $\leq 2^n$.
i.e., If counter has 'm' (2^n) distinct states, then it is called modulus-m or mod-m counter.
- * The order in which states appear is called Counting Sequence.
- * Graphical representation of counting sequence is called "State diagram".
- * Each node S indicates states of the counter & arrows in the graph denote order in which states occur.



Synchronous Counter: When counter is clocked such that each flip-flop in the counter is triggered at the same time, that counter is said to be synchronous counter.


Asynchronous Counter/Ripple Counter: In this type of counter flip-flops are not clocked simultaneously & flip-flops are connected in such a way that output of first flip-flop drives the clock for the next flip-flop.

Binary Ripple Counter (or) Asynchronous Counter:

- * Counters whose counting sequence corresponds to binary no are known as Binary Counters
- * In this type of counter flip flops are not clocked simultaneously & flip flops are connected in such a way that o/p of first flip flop drives the clock for the next flip flop.
∴ This type of counter is known as asynchronous counter or Ripple Counter.
- * An 'n' bit binary consists of 'n' flip flops can count from '0' to $(2^n - 1)$.
∴ modulus of binary counter is 2^n , where n → no of flip flops.
- * For up counter, counting sequence is from '0' to $2^n - 1$.
- * For down counter, counting sequence is from $(2^n - 1)$ to 0.
After reaching its max or min count counting sequence is repeated from its initial state.
- * Ex:- A 3-bit binary up counter sequences from '000' (0) to '111' ($2^3 = 2^3 - 1 = 8 - 1 = 7$) & repeats the sequence on reaching '111'.

Asynchronous 4-bit binary up counter (or) Ripple Counter (using +ve edge FF)

- * In 4-bit counter, a cascade of 4 flip flops can be used to configure a counter upto modulus 16.
- * Fig shows a 4-bit binary up counter configured using positive edge triggered 'T' flip-flops along with its count sequence.



- * With the count enable or T inputs held at logic 1, the o/p of each flip flop toggles for every 0 to 1 transition of its clock i/p or at every positive edge of its clock input.

- * The clock inputs of flip-flops B, C, E & D are connected to \bar{Q} o/p of the previous flip-flop.
- * These flip-flops change state on 1 to 0 transition of \bar{Q} o/p's which correspond to 0-1 transition of Q outputs.

Count	Q_D	Q_C	Q_B	Q_A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

* Since it is a 4-bit counter, no of states are $2^4 = 16$.
 \therefore It is a mod-16 counter counting sequence is from 0000 to 1111 [0-15]




fig: Counter table

fig: State diagram

- * Assume, initially the count is in state 0000 & count enable signal is logic-1. upon the occurrence of +ve edge of the first count pulse, Q_A flip flop changes to 1-state. Since \bar{Q}_D goes from 1 to 0, flip flop Q_B is not affected by the i/p pulse. The state of the counter is now 0001.
- * when the positive edge of the 2nd count pulse arrives, the Q_A flip flop is again toggled. This time it returned to 0-state. Now, since Q_A o/p goes from 0 to 1, a +ve edge appears at the control input of the Q_B flip flop & causes it to toggle. The change in state Q_B flip flop does not affect Q_C flip flop since -ve edge occurs at its control i/p.
 Hence at the end of the pulse, state of counter is 0010.

* The 3rd Count pulse causes only Q_A flip flop to change state & Count to become 011.

* For the 4th Count pulse it toggles Q_A o/p to change state from 1 to 0, & \bar{Q}_A becomes 1. This causes +ve edge to occur at \bar{Q}_A terminal. Thus Q_B is toggled, returning it to 0-state.

In addition, when Q_B flip flop changes its state, the Q_C flip flop is toggled by 0 to 1 appearing at \bar{Q}_B o/p terminal.

Now the state of the Counter is 0100. Like this Counting Sequence Continuous upto 1111.





fig: Timing diagram

* Asynchronous (a) binary Counter is also known as ripple Counter since change in state of Q_i flip flop is used to toggle the Q_{i+1} flip flop. Thus, the effect of count pulse must ripple through the Counter.

Draw back of Asynchronous Counter:



δ -tpd propagation delay time.
fig: Timing dip with delay (δ)


As shown in the fig above there is a propagation delay b/w i/p & o/p of flip flop, this rippling behaviour affects the overall time delay b/w the occurrence of count pulse & when stability count appears at o/p terminals. This delay is more when all flip flop's need to toggle for final count.

For n -stage binary ripple counters, the worst case settling time becomes $n \times t_{pd}$.

Synchronous Binary Counter:-

In this type of counter, all the flip flops are clocked simultaneously.

- * When a counter is clocked such that each flip flop in the counter is triggered at the same time, such counter is called as synchronous counter.
 - * The effect of propagation delay is not greater since all flip flops in the counter change state at the same time.
 - * Delay if any is due to the delay of a single flip flop.
 - * Synchronous binary up counter constructed using negative (-ve) edge T flip flop is shown in fig.
- As it contains 4 flip flops counting sequence is from 0000 to 1111 [0-15].
- * Count pulses are applied to the control input c of each clocked flip flop.



- * Observe that Q_A toggles with every clock pulse [Refer Truth table of up counter]
 - * The other outputs toggle whenever all the lower order flip-flops are at 1.
- Ex: at Count 4, Q_2 toggles because both the lower order flip-flops Q_1 & Q_0 are at 1 at Count 3 [0011].
- * This can be applied to all counts in the table.
 - * Thus the lowest significant flip-flop must toggle at every clock pulse & the rest must toggle whenever every lower

order flip flop is at 1.


- * All lower order flip-flop outputs can be ANDed to enable the toggle of a given flip-flop.
- * When Count enable line is at logic 1, the AND gate outputs place a 1 at the T inputs when all the previous flip-flop outputs are at 1.

Note: 1. write Truth table of upcounter & Timing diagram.

2. Circuit is same for down counter, but instead of Q, \bar{Q} is given as \bar{Q} to AND gate.

Drawback:

- * NO of gates or stages increased the no of inputs to the AND gate.
- * Making use of the fact that ANDed outputs of all previous flip-flops are available at the output of each AND gate, the circuit can be modified to keep the no of inputs to the AND gates are constant as shown below.




Note: In Synchronous Counters, Counter Speed is based on availability of next count at the o/p terminal. Hence, Synchronous Counters are faster than Asynchronous.

Synchronous Counter (4 bit) with parallel load.

- * we know that a n-bit counter can be used as a mod- 2^n counter.
- * we can configure a mod-m counter where $m < 2^n$, if we include a facility to parallel load an initial count.


Ex: a 0000 to 1111 counter can be made to count from 0000 to 1000, which becomes a mod-9 counter.

- * Such 4-bit counters are available in a commercial package with load & count i/p's.
 - * A logic 1 at the load input would load the count at d_0, d_1, d_2, d_3 into the counter.
 - * A logic 1 at the count input would enable the up-counting.
 - * $CO \rightarrow$ Carry output, is used to cascade 4 bit counters to form higher bit counters.
- CO which goes high during the 1111 to 0000 transition.




Mod-10 Decade Counter:

mod-10 counter counts from 0-09 i.e., in binary 0000-1001.





mod-5 Counter:


It counts from 0 to 4 0000 to 0100



Design a Counter to o/p sequence from 1011 to 1111 & Repeat from 1011



Synchronous up/down Counter using T-flip-flop.




- * 3 bit Synchronous up/down Counter is as shown in the fig.
- * The gating at each T input should be modified to accept all the previous ANDed Q outputs as well as the ANDed Q's controlled by the up/down control input.
- * with the count enable at logic 1, up/down at logic 1 enables the upper AND gate for up counting & up/down at logic 0 enables the lower AND gate for down counting.
- * For 4-bit up/down Counter 4 Flip-flops has to be used.

Counters Based on Shift Register:-

- * These are several applications in digital systems where non-binary counters are required.
- * These counters output a decoder like sequence.
- * These are used to identify specific time instances.
- * 2 types of non-binary counters called ring counters & switch-tail counters can be designed using shift registers.

Ring Counter.

- * A Ring Counter is a circular shift register which is initialized such that only one of its flip-flop is at 1-state, while all others are in 0-state. Thus, upon the (application) occurrence of each clock pulse, the single 1 is shifted around the register. Fig below shows mod-4 ring counter.



- * In the above figure \overline{CLR} followed by \overline{PRESET} makes the o/p of 1st stage to logic '1' & remaining outputs are '0'. i.e., Q_A is one & Q_B, Q_C, Q_D are '0'.

* No. of states = 4

∴ It is a mod-4 ring counter.


Counter initialized to 1000, then counting sequence shows results as in T.T.

CLK	Q_A	Q_B	Q_C	Q_D
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0

- * A Mod-n ring counter would require 'n' flip-flops.

Johnson Counter or Twisted Ring Counter or Switch tail Counter

* In a Johnson Counter, the Q output of each stage of flip-flop is connected to the 'D' input of the next stage. But the Complement output of the last flip-flop is connected back to the D-input of the first flip-flop as shown in the fig below.



- * Initially, the register (all flip-flops) are cleared. So, all the op's Q_A, Q_B, Q_C, Q_D are zero.
- * The op of last stage, Q_D is zero. \therefore Complement op of last stage, \bar{Q}_D is one. This is connected back to the D i/p of first flip/flop i.e. FFA (D_A). i.e., $D_A = 1$. Hence for the next clock pulse op becomes 1000.
- * Sequence of states are summarized in table below.
- * A n-stage Johnson Counter has n states - (modulus 2n)
- * In 4-bit Johnson Counter, total no of states = 8. \therefore It is a mod-8 Counter.



** Johnson Counter is a digital counter in which the Q output of one flip/flop is directly connected to i/p of next flip/flop. But \bar{Q} of LSB is connected back to the i/p of MSB.

CLK	Q_A	Q_B	Q_C	Q_D
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1


Note:
** Refer class notes for problems.

Timing diagram of 4-bit Ring Counter

Timing diagram of 4-bit Johnson Counter



Mod-7 Twisted Ring Counter (or Mod-7 Johnson Counter)



* Fig above shows a mod-7 twisted ring counter with an odd no of states where the 1111 state gets bypassed.

* Here the complement o/p (\bar{Q}) of LSB flip-flop (FF_3) & the out of FF_2 are ANDed & the result is given as i/p to the FF_1 . i.e., MSB.

CLK	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	0	1	1	1
5	0	0	1	1
6	0	0	0	1

Introduction:

- * There are many applications in which digital o/p's are required to be generated in accordance with the sequence in which the i/p signals are received. This requirement cannot be satisfied using a Combinational logic system.
- * These applications require o/p to be generated that are not only dependent on the present i/p conditions but they also depend upon the past history of these i/p. The past history is provided by feedback from the o/p back to the i/p.




Fig: Block diagram of Sequential CKT/FSM.

Definition: A Sequential Network is defined as a two valued network in which the o/p's at any instant are dependent not only upon the inputs present at that instant but also on past sequence of inputs.

Sequential Circuits have memory to store past-sequence of i/p's.

The term used to represent information stored is called State (a) internal state (b) Secondary state.

Sequential Circuits requires feedback from o/p to i/p.

[Internal State:- It is a collection of signals at a set of points within the N/w].

There are 2 types of Sequential ckt based on timing of signals.

1. Synchronous Sequential network
2. Asynchronous Sequential network.

A Synchronous Sequential network is one in which its behaviour is determined by the values of signals at only discrete instant of time.

These n/w usually have master clock generator.

Asynchronous Sequential n/w is one in which its behaviour is immediately affected by the input signal changes. They do not depend on CLK signal.

Flip-Flop is the basic element in sequential circuit.

Comparison b/w Combinational & Sequential Circuits.

Combinational ckt

1. The o/p variables are at all times dependent on the combination of i/p variables.
2. Memory unit is not required.
3. These circuits are faster in speed because the delay b/w i/p & o/p is due to propagation delay of gates.
4. Combinational ckt are easy to design.
5. Ex: Parallel adder, Encoder, decoder, Mux etc.

Sequential ckt.

1. The o/p variables dependent not only on the present i/p variables but they also depend upon the past history of these i/p variables.
2. Memory unit is required to store the past history of i/p variables.
3. Sequential circuits are slower than the combinational ckt.
4. Sequential ckt are comparatively harder to design.
5. Ex: Serial adder.

Flip-Flop: It is the basic memory element in sequential ckt.


Flip-Flop is a simple sequential ckt able to store one bit of information i.e., '0' & '1'.

- * Flip-Flop has feedback & also a stable state. It consists of basic bistable element in which appropriate logic is added in order to control its state.
- * Process of storing logic-1 into flip-flop is called Set $\text{\textcircled{S}}$ Pre-set. & the flip-flop is said to be 1-state.
- * Process of storing logic-0 into flip-flop is called Clear $\text{\textcircled{C}}$ Reset Condition. & the flip-flop is said to be 0-state.
- * The inputs to a flip-flop are of 2 types, Asynchronous & Synchronous.
- * Asynchronous $\text{\textcircled{A}}$ Direct i/p is one in which signal change produces immediate change in state of flip-flop.
- * Synchronous i/p does not immediately affect the state of input \downarrow when some control input, called enable $\text{\textcircled{E}}$ clock i/p occurs. o/p changes

Basic Bistable Element: Every Flip-flop contains basic bistable element.

The basic bistable element is a ckt having two stable states.

Logic diagram of bistable element is shown below,



The ckt has 2 outputs Q & \bar{Q} .
 where Q \rightarrow normal output
 \bar{Q} \rightarrow Complementary output

Working: Initially assume $x=0$, $\therefore \bar{x}=1$ & thus $Q=1$ & \bar{x} is i/p to lower NOT gate 'y' becomes 1 i.e., $y=1$. $\therefore \bar{y}=0$ & thus $\bar{Q}=0$. The ckt continues in this state until power off.

Thus the ckt is stable with $Q = \bar{x} = y = 1$ & $\bar{Q} = x = \bar{y} = 0$.

|||^{ly}, now assume $x = 1, \therefore \bar{x} = 0$ & thus $Q = 0$. This implies $y = 0 \therefore \bar{y} = 1$ & thus $\bar{Q} = 1$. Thus, now ckt is stable with $Q = \bar{x} = y = 0$ & $\bar{Q} = x = \bar{y} = 1$.

The binary symbol [0 & 1] stored in basic bistable element is known as Content or State of the element.



Along with 2 stable states, bistable element has one more equilibrium condition. This occurs when the 2 o/p signals are halfway b/n logic-0 & 1. Thus o/p is not a valid logic signal. This is known as metastable state. Small change in internal signal due to ckt noise, quickly causes bistable element to leave its metastable state. The amount of time that element can stay in this state is unpredictable.

Latches: are types of flip-flops, in which timing of o/p changes is not controlled.

i.e., o/p responds to changes on the i/p lines immediately, although a special control signal, called enable or clock might also need to be present.

Latches are not clocked.

S-R latch [Set-Reset latch]



(1)

SR latch is constructed using 2 cross coupled NOR gates.

It has 2 i/p's S [set] & R [Reset] & 2 outputs Q & \bar{Q} .

Q \rightarrow Normal o/p, $\bar{Q} \rightarrow$ Complementary o/p.

Working: when $S=R=0$, the logic diagram simplifies to bistable element. Thus latch is in one of its 2 stable states when these i/p are applied. In this next state of the device is same as present state i.e., there is no change in latch o/p & present state is retained.

when $S=0$ & $R=1$, regardless of 2nd i/p, upper NOR gate o/p becomes 0 i.e., $Q=0$, since $R=1$, this signal which is fed back to the lower NOR gate along with 0 on 'S' i/p causes o/p of lower NOR gate '1', i.e., \bar{Q} to become 1.

Thus latch resets when $S=0$ & $R=1$ i.e., $Q^+=0$ & $\bar{Q}^+=1$.

Similarly when $R=0$ & $S=1$, the latch becomes set regardless of present state. $\therefore Q^+=1$ & $\bar{Q}^+=0$.

when $S=R=1$, this causes o/p's of both NOR gates to become '0' & they are not complementary. It is difficult to decide the final state if both returns to '0' & the device may enter its meta-stable state & one i/p should return '0' before the other.


Final o/p is determined by the order in which i/p's are changed. \therefore Final state is unpredictable based on construction differences & thermal noise. For this reason & o/p's are not complementary, this i/p condition is referred as forbidden i/p condition.

S	R	Q^+	\bar{Q}^+
0	0	Q	\bar{Q} → No change
0	1	0	1 → Reset
1	0	1	0 → Set
1	1	Q^+	Q^+ → Forbidden ⓐ Indeterminant ⓐ unpredictable

where Q → present state of latch at the time i/p signals are applied

Q^+ → Next state of latch at Q & \bar{Q} o/p terminals at a consequence of applying various i/p's.


Symbol:-



Application of SR Latch: Switch Debounce

* A simple & important application of SR latch is to eliminate the effect of contact bounce.

* For interfacing keys to the digital systems, usually push button keys are used. These push button keys when pressed bounce a few times, closing & opening the contacts before providing a steady reading as shown in fig below.



* Reading taken during bouncing period may be faulty. This problem is known as key debounce.


* Key debounce is undesirable & it must be avoided.

* As shown in w/f, when the center contact of the switch is in lower position, V_A at B is +V volts & V_A at A is 0V. Now, if contact moved from lower to upper position, V_A at B becomes 0V & then the V_A at A is +V volts.


As a result of contact bounce, the center contact of the switch leaves terminal A causing V_A to become 0 & then return to A again causing V_A to +V volts. This opening & closing effect due to springiness of the contacts may occur several times before the center contact of switch remains in its upper position. During contact bounce, the center contact does not return to terminal B.

Similarly, contact bounce again occurs when the switch is moved from upper to lower position.


Using SR latch, this problem can be eliminated.



* Assume +ve logic, $\therefore +V \text{ Volt} = \text{logic-1}$
 & $\text{Gnd} = \text{logic-0}$.
 * By the use of 2 pull down resistors, logic-0 values are ensured at S & R terminals of the latch when switch is open. Thus when the center contact moves from its lower to upper position, SR latch remains in its relet state until center contact reaches terminal 'A'. At this time Q o/p of SR latch becomes 1.
 * If the switch now opens as a result of contact bounce, then '0' input on S & R i/p's of latch causes Q & \bar{Q} outputs to remain unchanged.



SR-latch: SR latch constructed using NAND gates is $\bar{S}\bar{R}$ latch.



\bar{S}	\bar{R}	Q^+	\bar{Q}^+
0	0	1*	1*
0	1	1	0
1	0	0	1
1	1	Q	\bar{Q}

when $\bar{S} = \bar{R} = 1$, logic diagram simplifies basic bistable element. Thus device remains in one of its 2 stable states i.e., latch retains its present state Q & \bar{Q} .

when $\bar{R} = 0$ & $\bar{S} = 1$, R becomes 1, thus resets latch to 0-state i.e., $Q = 0$ & $\bar{Q} = 1$


when $\bar{R} = 1$ & $\bar{S} = 0$, ($\bar{S} = 1$), sets the latch to 1-state i.e., $Q = 1$ & $\bar{Q} = 0$.

When $\bar{S} = \bar{R} = 0$, o/p of both NAND gates are at logic-1. i.e., Q & \bar{Q} o/p's are ^{not} Complementary, which results in unpredictable \odot forbidden \odot indeterminate i/p condition. Thus $\bar{S} = 0$ causes latch to set & $\bar{R} = 0$ causes latch to reset.


Symbol:



Timing Diagram of SR Latch:



Gated SR latch: The Gated SR latch has 2 i/p's S & R along with Control Signal. The gated SR latch is also known as SR latch with enable.




S	R	C & E	Q^+	\bar{Q}^+
0	0	1	Q	\bar{Q}
0	1	1	0	1
1	0	1	1	0
1	1	1	1*	1*
X	X	0	Q	\bar{Q}

* It consists of SR latch along with 2 additional NAND gates & Control input (C). The control is also known as enable gate \odot clock input. The 'C' determines when S & R inputs become effective.


- * When $C=0$, the o/p's of 1st two NAND gates are at 1, $\therefore \bar{S}=\bar{R}=1$, which keeps the latch in its current stable state. i.e., in this case the latch is said to be disabled.
- * When $C=1$, Gated latch is enabled, now the latch behaves like a regular SR latch.
- * The 1st two NAND gates are used to invert S & R i/p lines when the latch is enabled. Thus $S=1$ sets the latch, $R=1$ resets the latch & $S=R=1$, results in unpredictable condition.
- * Since the effects of S & R i/p's are dependent upon the presence of enable signal, these i/p's are known as Synchronous i/p's.

Symbol:



Gated D-latch:

SR & $\bar{S}\bar{R}$ latch has uncontrol @ unpredictable i/p condⁿ (i.e., when $S=R=1$ & $S=R=0$). This can be avoided using gated D latch [D \rightarrow data].



D	c	Q^+	\bar{Q}^+
X	0	Q	\bar{Q}
0	1	0	1
1	1	1	0

\rightarrow No change
} Q^+ follows D

This ckt. consists of single i/p D (data) & the control i/p c. Data 'D' determines its next state.


When $C=0$, there is no change in latch o/p, It retains previous state.

When $C=1$, latch is enabled. & its o/p follows values applied to the 'D' i/p.


i.e., If $D=0$, then latch is in 0-state

If $D=1$, then latch is in 1-state.

Symbol:



Timing diagram for gated SR latch:



Timing diagram for gated D-latch:



Clocked JK Flip-Flop:

The uncertainty in the state of an SR flip-flop when $S=R=1$ can be eliminated by converting it into a JK flip-flop.

The data inputs are J & K which are ANDed with Q & \bar{Q} , respectively, to obtain S & R inputs as shown in fig. below.

Thus, $S = J \cdot \bar{Q}$ & $R = K \cdot Q$.




Fig: JK flip-flop using SR flip-flop.

* It consists of SR flip-flop along with 2 additional AND gates.




Fig: Clocked JK flip-flop using NOR gates.

* Fig above shows the circuit dig of clocked JK flip-flop using SR latch.

Here, the clock determines the o/p of JK flip-flop.

* when $clk=0$, the o/p's of two AND gates becomes '0'.
 $\therefore S=R=0$, which keeps the latch in its current stable state. i.e, in this case the latch is said to be disabled.

* When $C=1$, Gated latch is enabled, now the flip-flop generates the o/p with respect to J & K i/p's.

* When, $C=1$ & $J=K=0$, $S=R=0$ & according to the Truth table of SR flip-flop there is no change in the o/p.

* When $J=0$ & $K=1$,

a) $Q=0, \bar{Q}=1$: when $J=0, K=1$ & $Q=0, S=0$ & $R=0$.
Since $SR=00$, there is no change in o/p. $\therefore Q=0$ & $\bar{Q}=1$.

b) $Q=1, \bar{Q}=0$: when $J=0, K=1$ & $Q=1, S=0$ & $R=1$. [$\because R=KQ=1 \cdot 1$].
Acc to truth table of SR flip-flop it is reset state & o/p Q will be 0.
i.e., i/p's $J=0, K=1$, makes $Q=0$ i.e., reset state.

* When $J=1, K=0$,

a) $Q=0, \bar{Q}=1$: when $J=1, K=0$ & $Q=0, S=1$ [$S=J\bar{Q}$], & $R=0$.

Acc to Truth table of SR flip-flop it is set state & o/p 'Q' will be 1.

b) $Q=1, \bar{Q}=0$: when $J=1, K=0$ & $Q=1, S=0$ & $R=0$,

Since $SR=00$ there is no change in o/p. $\therefore Q=1$ & $\bar{Q}=0$.


i.e., i/p's $J=1, K=0$ makes $Q=1$, i.e., set state.

* When $J=K=1$,

a) $Q=0, \bar{Q}=1$: when $J=K=1$ & $Q=0, S=1$ & $R=0$. According to Truth table of SR flip-flop it is set state & o/p 'Q' will be 1.

b) $Q=1, \bar{Q}=0$: when $J=K=1$ & $Q=1, S=0$ & $R=1$, According to Truth table of SR flip-flop it is Reset state & o/p 'Q' will be 0.

\therefore The i/p $J=K=1$, toggles the flip-flop o/p.




(a) Logic Symbol.

CLK	J	K	Q	\bar{Q}
0	X	X	Q	\bar{Q}
\square	0	0	Q	\bar{Q}
\square	0	1	0	1
\square	1	0	1	0
\square	1	1	\bar{Q}	Q


} NO change
→ Toggle.

(b) Truth table.

Clock:- Periodic, rectangular waveform used as basic timing signal.



- * There are 2 signal transitions,
 - Transition from 0 to 1 is known as positive edge
 - Transition from 1 to 0 is known as negative edge
- * One complete pulse includes both transitions [i.e., 0 to 1 & 1 to 0]
- * clock pulse may be +ve or -ve.





- * The state of flip-flop is changed by change in clk i/p. This change is called trigger & transition it causes is known as triggering the flip-flop.
- * Based on clock pulse consideration, there are 2 types of F.F.
 1. Master-slave flip-flop @ pulse triggered @ level triggered flip-flop
 2. Edge-triggered flip-flop.

Master-slave flip flops!

- * Master slave flip-flop consists of 2 cascaded sections each capable of storing a binary symbol.
- * The 1st section is called master & the 2nd section is called slave.
- * Information entered into the master on one edge of clock signal is transferred to the slave on next edge.

Master slave SR flip flop:-



- * It consists of 2 SR latches & an inverter.
- * The i/p lines S & R are used to set & reset the flip-flop.
- * A clock signal C is applied to control i/p line.

When $C=0$, the master being gated, SR latch is disabled & any changes on S & R i/p lines are ignored. At the same time the slave is enabled due to the presence of inverter.

Hence, slave is in the same state as that of the master. Since Q_m & \bar{Q}_m o/p's of Master are connected to S & R input of Slave respectively. As the control signal starts to rise & it is at time t_2 that the master is enabled.

While $C=1$, the master responds to the i/p's on S & R lines. Since slave is disabled due to presence of inverter. Changes in master latch are not reflected to slave.

When control signal returns to low level (logic-0) at time t_4 , master is disabled & slave is enabled. Now state of master is transferred to slave.

Thus o/p change of the master-slave flip-flop is synchronized to the falling edge of the control signal.


Truth table

S	R	C	Q^+	\bar{Q}^+ ← next state
X	X	0	Q	\bar{Q} → present state
0	0	1	Q	\bar{Q}
0	1	1	0	1
1	0	1	1	0
1	1	1	undefined.	

1 → indicates the master is enabled while the control signal is high (1) & state of master is transferred to the slave & correspondingly to o/p of flip-flop at the end of pulse period.


Since the behaviour of master slave flip-flops constructed from latches is dependent upon the rising & falling edges of the control signal as well as the period of time in which the control is high. They are also known as Pulse Triggered Flip-flop.

Logic Symbol:




'7' → it is called postponed or indicator. Indicates or change is postponed until the end of the pulse period.

Timing Diagram:



Since the o/p state of master slave SR flip-flop is undefined when $S=R=1$, it is necessary to avoid this condition. This is avoided in master slave JK flip-flop.

Master slave JK Flip-flop:



working: * when $J=K=1$, let $c=0$ & assume flip-flop is in '0-state', (i.e., present state $Q=0, \bar{Q}=1$). In this case o/p of 'J' i/p 'AND' gate is logic-1 & o/p of 'K' i/p 'AND' gate is 0.
 \therefore S/p's for the master becomes $S=1$ & $R=0$.

when CLK changes from $0 \rightarrow 1$, the master enters 1-state & which is transferred to the slave when clock changes from $1 \rightarrow 0$ again.

Thus o/p of master slave flip-flop toggleed when $J=K=1$ as a result of control signal.

* Now, assume flip-flop is in 1-state & $J=K=1, C=0$. (i.e., $Q=1$ & $\bar{Q}=0$). In this case o/p of 'J' i/p 'AND' gate is 0 & o/p of 'K' i/p 'AND' gate is 1.

\therefore S/p's for the master becomes $S=0$ & $R=1$.

when CLK changes from $0 \rightarrow 1$, the master enters to 1-state & which is transferred to the slave when CLK changes from $1 \rightarrow 0$; Thus o/p of flip-flop is toggleed.

* If $J=0$ & $K=1$, the master slave JK flip flop enters to 0-state, '1' on K i/p resets the Q o/p of the flip-flop.

* If $J=1, K=0$, the master slave JK flip flop enters to 1-state, 1 on J i/p sets the Q o/p of the flip flop. after CLK pulse has occurred.

* when $J=K=0$, the master slave JK flip flop retains its current state during a CLK pulse.


* & when $C=0$, state of the flip-flop does not change.

Truth table:

C	J	K	Q ⁺	\bar{Q}^+	Next state
0	0	0	Q	\bar{Q}	no change
0	0	1	0	1	reset
0	1	0	1	0	set
0	1	1	\bar{Q}	Q	toggle
1	x	x	Q	\bar{Q}	no change


↑ Present state

Symbol:



T → o/p is postponed till the end of pulse period.


Timing Diagram:



0's catching & 1's catching: This problem occurs in master-slave JK flip-flop


0's catching:

Consider the master-slave JK flip-flop. Initially, let the flip flop be set ($Q = Q_s = 1, \bar{Q} = \bar{Q}_s = 0$). Fig shows the response of the flip-flop to a given i/p sequence.



* At t_1 , the K i/p goes to 1. Since $Q_s = 1$, at t_2 , when the clock goes high, the o/p of AND gate B goes to 1 & the master resets as shown in the Q_m w/f. Note that Q_s is still at logic 1. At t_3 , the J i/p goes high. Since \bar{Q}_s is still zero. The o/p of AND gate A is 0 & the $J=1, K=0$ i/p goes unrecognized. The slave resets at the falling edge of the clock at t_4 . This is called 0's catching.

1's catching:




* Let the master slave JK flip-flop be initially reset ($Q = Q_s = 0, \bar{Q} = \bar{Q}_s = 1$)
 * At t_1 , the J i/p goes to 1 & at t_2 when clock goes to 1, Q_s is also 1 & the o/p of the AND gate of J i/p is at logic 1. The master sets to $Q_m = 1$.
 * Now Q_s is still at 0 & this keeps

AND gate of K i/p disabled when K becomes 1 at t_3 .
 * Thus, The $J=0, K=1$ i/p goes unrecognized. The slave sets at t_4 during the falling edge of the clock.
 * This is called 1's catching.

Master Slave D (data) flip-flop:-

Symbol:-



Truth table

CLK	D	Q ⁺ Q ⁻
0	X	Q, Q ⁻
1	0	0, 1
1	1	1, 0

* In D flip-flop Q op follows A i/p. If A=0, then S=0 & R=1, this resets the flip-flop i.e., Q is in 0-state.


* If D=1, then S=1 & R=0, this sets the flip-flop to 1-state.

∴ If A=0 then Q=0 & if A=1, then Q=1.

Thus Q follows D with CLK pulse.

* When C=0, then there is no change in flip-flop op.


Timing diagram:-



Master Slave T (toggle) Flip-flop:

Symbol

Truth table:




clk	T	Q	\bar{Q}
0	x	Q	\bar{Q}
1	0	Q	\bar{Q}
1	1	\bar{Q}	Q

NO Change for T=0
 Toggle for T=1

- * when $C=0$, then there is no change in state of flip-flop.
- * If $T=0$, then $J=K=0$, thus flip-flop state does not change.
- * If $T=1$, then $J=K=1$, Toggles the flip-flop o/p.

Timing diagram:




NOTE! For -ve pulse triggered flip-flop, symbol used in truth table to indicate clk pulse is $\text{┌} \text{┐}$ [1 \rightarrow 0 transition]

- * In this case master changes its o/p during -ve edge & which is transferred to slave while +ve edge [0 \rightarrow 1 transition].

Edge Triggered Flip-Flops!

Edge Triggered flip-flops uses just one edge of clk signal to change its state. This is referred as Triggering edge. They use either +ve (or) -ve edge of the flip flop. Once Triggering edge occurs, the flip-flop remains unresponsive to information i/p changes until the next Triggering edge of control signal.

Positive Edge Triggered D-Flip Flop:



Positive edge trigger meant that D i/p is transferred to Q o/p [i.e, Q follows 'D'] only upon the occurrence of rising (or) +ve edge of the clk signal. This is indicated by (↑) symbol.

Working! Consider the logic diagram shown above, NAND gate 5 & 6 serves as SR latch.

Initially, assume clock [c] = 0, regardless of D i/p, the o/p of NAND gates 2 & 3 are at 1. ∴ S-bar = R-bar = 1. These signals are applied to SR latch, causing it to retain its present state. Thus when c = 0, latch retains its present state.

Now, assume $D=0$, \therefore o/p of NAND gate 4 is at logic-1.
Thus i/p's for NAND gate 1 are at logic-1 & corresponding o/p of NAND gate 1 becomes '0'.

When the clock changes from 0 to 1 i.e., +ve edge of the CLK, all the 3 i/p's to gate 3 becomes 1, causing o/p of gate to '0'. Thus making $R=0$ & $S=1$. The Q o/p resets or remains at 0. i.e., $Q=0$ & $\bar{Q}=1$.

Thus, After occurrence of +ve edge of clock signal when $D=0$, the FF is in its 0-state & any change in the 'D' i/p does not change the o/p.

* Now assume $D=1$, this causes o/p of gate 4 to be '0' & this o/p causes o/p of NAND gate 1 to be logic-1.

Now when CLK changes to 1, both i/p's of gate 3 are '1' & its o/p \bar{S} becomes '0'. Since o/p of gate 4 is logic-0, the o/p of gate 3 remains at logic-1.

The $R=1$ & $S=0$ results in setting of $\bar{S}R$ latch consisting of gates 5 & 6. i.e., $Q=1$ & $\bar{Q}=0$.

* The '0'-o/p from gate 2 serves as i/p to both gates 1 & 3 & confirms that their o/p's remain at 1. Thus if 'D' subsequently change $1 \rightarrow 0$ when $C=1$, causing o/p of gate 4 to change, then the o/p's of gates 1 & 3 do not change.


\therefore Once +ve edge of clock has occurred, changes in 'D' i/p with $C=1$ has no effect on state of flip-flop.

* In Summary, only upon the occurrence of +ve edge of CLK signal does the flip-flop respond to the value of D i/p.

Truth table :-


clk	D	Q ⁺	Q̄ ⁺
↑	0	0	1 → reset
↑	1	1	0 → set
0	x	Q	Q̄ } No change
1	x	Q	Q̄ }

Symbol:



→ Triangular symbol
 :- This symbol is called dynamic o/p indicator. It indicates o/p change occurs only upon transition of control signal.


Timing Diagram:



Negative edge Triggered D-flip flop :- [1 → 0 transition]

In this type of flip-flop the negative edge (or) falling edge of clock signal is to change state of flip flop. working principle is same as +ve edge

Symbol:



clk	D	Q ⁺	Q̄ ⁺
↓	0	0	1 → reset
↓	1	1	0 → set
0	x	Q	Q̄ } No change
1	x	Q	Q̄ }

Asynchronous I/p's: Asynchronous i/p's does not depends on clock signal. without application of clock i/p their i/p's set & reset the flip flop.


* These i/p's are useful for bringing flip-flop into desired initial state before normal clocked operation.

* The Asynchronous i/p's are preset[pr] & clear[clr].

These 2 i/p's are active low.


- * Logic-0 on preset i/p, sets 'Q' o/p of flip-flop to 1-state.
- * Logic-0 on clear i/p resets 'Q' o/p of flip-flop to 0-state.
- * Logic-0 on both results in unpredictable condition.

D-flip-flop with Asynchronous i/p's:



\overline{PR}	\overline{CR}	clk	D	Q^+	\overline{Q}^+
0	1	X	X	1	0
1	0	X	X	0	1
0	0	X	X	0*	0*
1	1	↑	0	0	1
1	1	↑	1	1	0
1	1	⊗	X	Q	\overline{Q}

Symbol:




when $\overline{PR}=0$, that sets the flip flop to 1-state, $\overline{CLR}=0$, resets the flip flop to 0-state. when $\overline{PR}=\overline{CLR}=0$, which results in undefined i/p condition, when $\overline{PR}=\overline{CLR}=1$, it behaves like a D-flip-flop.

Working:- when $\overline{PR}=0$ & $\overline{CLR}=1$, with $CLK[C]=0$, then o/p of NAND gate 5 becomes '1' & the o/p of NAND gate 6 is '0'. This corresponds to set (0) 1-state.

|||ly, when $\overline{PR}=1$ & $\overline{CLR}=0$ is applied, then o/p of gate 5 becomes '0' & o/p of NAND gate 6 is '1'. This corresponds to 0-state.

*The \overline{PR} & \overline{CLR} i/p's are also applied to NAND gates 1, 2 & 4. This is done to ensure the effect of an asynchronous i/p on flip flop o/p's when $C=1$. i.e., if either \overline{PR} or \overline{CLR} becomes 0 with $C=1$, then flip flop responds immediately.


Positive Edge Triggered JK flip-flop:



Truth table


J	K	CLK	Q	Q̄	
0	0	↑	Q	Q̄	
0	1	↑	0	1	
1	0	↑	1	0	
1	1	↑	Q̄	Q	
x	x	0	Q	Q̄	} No change
x	x	1	Q	Q̄	

Symbol:




Edge Triggered JK flip flop are not subject to 0's & 1's catching since they respond to the values on information i/p lines only at the time of triggering edge.

Edge Triggered T flip flop:



Using positive edge triggered JK flip flop.




Using +ve edge triggered D flip flop.


Truth table:

T	C	Q^+	\bar{Q}^+
0	↑	Q	\bar{Q} → No change.
1	↑	\bar{Q}	Q → Toggle
x	0	Q	\bar{Q}
x	1	Q	\bar{Q}

Logic Symbol



Master Slave flip flop with data lockout:



0's & 1's catching problem in master slave flip flop is avoided using this type of flip flop. In this, the master responds to the information (i/p) lines only on one edge of the clock signal & then transfers its content to slave during the next edge of clock. The master slave flip flop having this property is called Master slave with data lockout.

In the above dig, Positive edge triggered JK flip flop is used as master & gated SR latch as slave. The information enters to master only on +ve edge of clock. Since master is edge triggered, any changes on JK i/p lines when $C=1$ are neglected.

The content of master transferred to slave at negative edge of clock.

Introduction:

- * There are many applications in which digital o/p's are required to be generated in accordance with the sequence in which the i/p signals are received. This requirement cannot be satisfied using a Combinational Logic System.
- * These applications require o/p to be generated that are not only dependent on the present i/p conditions but they also depend upon the past history of these i/p. The past history is provided by feedback from the o/p back to the i/p.




Fig: Block diagram of Sequential CKT/FSM.

Definition: A Sequential Network is defined as a two valued network in which the o/p's at any instant are dependent not only upon the inputs present at that instant but also on past sequence of inputs.

Sequential Circuits have memory to store past-sequence of i/p's.

The term used to represent information stored is called State @ Internal state @ Secondary state.

Sequential Circuits requires feedback from o/p to i/p.

[Internal State:- It is a collection of signals at a set of points within the N/w].

There are 2 types of Sequential CKTs based on timing of signals.

1. Synchronous Sequential network
2. Asynchronous Sequential network.

A Synchronous Sequential network is one in which its behaviour is determined by the values of signals at only discrete instants of time.

These n/w usually have master clock generator.

Asynchronous Sequential n/w is one in which its behaviour is immediately affected by the input signal changes. They do not depend on CK signal.

Comparison b/w Combinational & Sequential Circuits.

Combinational CKT

1. The o/p variables are at all times dependent on the combination of i/p variables.

2. Memory unit is not required.

3. These circuits are faster in speed because the delay b/w i/p & o/p is due to propagation delay of gates.

4. Combinational CKTs are easy to design.

5. Ex: parallel adder, Encoder, decoder, Mux etc.

Sequential CKT.

1. The o/p variables dependent not only on the present i/p variables but they also depend upon the past history of these i/p variables.

2. Memory unit is required to store the past history of i/p variables.

3. Sequential circuits are slower than the Combinational CKTs.

4. Sequential CKTs are comparatively harder to design.


5. Ex: Serial adder.

Flip-Flop: It is the basic memory element in sequential ckt. Flip-flop is a simple sequential ckt able to store one bit of information i.e., '0' & '1'.

- * Flip-flop has feedback & also a stable state. It consists of basic bistable element in which appropriate logic is added in order to control its state.
- * Process of storing logic-1 into flip-flop is called Set (S) Pre-set. & the flip-flop is said to be 1-state.
- * Process of storing logic-0 into flip-flop is called Clear (C) Reset condition. & the flip-flop is said to be 0-state.
- * The inputs to a flip-flop are of 2 types, Asynchronous & Synchronous.
- * Asynchronous (A) Direct i/p is one in which signal change produces immediate change in state of flip-flop.
- * Synchronous i/p does not immediately affect the state of input when some control input, called enable (E) clock i/p occurs.

Basic Bistable Element: Every Flip-flop contains basic bistable element.

The basic bistable element is a ckt having two stable states. Logic diagram of bistable element is shown below.



The ckt has 2 outputs Q & Q-bar. where Q → normal output Q-bar → Complementary output

Working: Initially assume $x=0$, $\therefore \bar{x}=1$ & thus $Q=1$ & \bar{Q} is i/p to lower NOR gate 'y' becomes 1 i.e., $y=1$. $\therefore \bar{y}=0$ & thus $\bar{Q}=0$. The ckt continues in this state until power off.

Thus the ckt is stable with $Q = \bar{x} = y = 1$ & $\bar{Q} = x = \bar{y} = 0$.

|||^{ly}, now assume $x = 1$, $\therefore \bar{x} = 0$ & thus $Q = 0$. This implies $y = 0$ $\therefore \bar{y} = 1$ & thus $\bar{Q} = 1$. Thus, now ckt is stable with $Q = \bar{x} = y = 0$ & $\bar{Q} = x = \bar{y} = 1$.

The binary symbol [0 or 1] stored in basic bistable element is known as Content or State of the element.


Along with 2 stable states, bistable element has one more equilibrium condition. This occurs when the 2 o/p signals are halfway b/w logic-0 & 1. Thus o/p is not a valid logic signal. This is known as metastable state. Small change in internal signal due to ckt noise, quickly causes bistable element to leave its metastable state. The amount of time that element can stay in this state is unpredictable.

Latches: are types of flip-flops, in which timing of o/p changes is not controlled.

i.e., o/p responds to changes on the i/p lines immediately, although a special control signal, called enable or clock might also need to be present.

Latches are not clocked.

S-R Latch [Set-Reset Latch]



SR latch is constructed using 2 cross-coupled NOR gates.

It has 2 i/p's S[set] & R[reset] & 2 outputs Q & \bar{Q} .

$Q \rightarrow$ Normal o/p, $\bar{Q} \rightarrow$ Complementary o/p.

Working: when $S=R=0$, the logic diagram simplifies to bistable element. Thus latch is in one of its 2 stable states when these i/p are applied. In this next state of the device is same as present state i.e., there is no change in latch o/p & present state is retained.

when $S=0$ & $R=1$, regardless of 1st i/p, upper NOR gate o/p becomes 0 i.e., $Q=0$, since $R=1$, this signal which is fed back to the lower NOR gate along with 0 on 'S' i/p causes o/p of lower NOR gate '1', i.e., \bar{Q} to become 1.
Thus latch resets when $S=0$ & $R=1$ i.e., $Q^+=0$ & $\bar{Q}^+=1$.


Similarly when $R=0$ & $S=1$, the latch becomes set regardless of present state. $\therefore Q^+=1$ & $\bar{Q}^+=0$.

when $S=R=1$, this causes o/p's of both NOR gates to become '0' & they are not complementary. It is difficult to decide the final state if both returns to '0' & the device may enter its meta-stable state & one i/p should return '0' before the other. Final o/p is determined by the order in which i/p's are changed. \therefore Final state is unpredictable based on construction differences & thermal noise. For this reason & o/p's are not complementary this i/p condition is referred as forbidden i/p condition.

S	R	Q^+	\bar{Q}^+
0	0	Q	\bar{Q} → No change
0	1	0	1 → Reset
1	0	1	0 → Set
1	1	Q^*	\bar{Q}^* → Forbidden @ Indeterminant @ unpredictable


where Q → present state of latch at the time i/p signals are applied.
 Q^+ → Next state of latch at Q & \bar{Q} o/p terminals at a consequence of applying various i/p's.

Symbol:-




Application of SR Latch: Switch Bounces:

- * A simple & important application of SR latch is to eliminate the effect of contact bounce.
- * For interfacing keys to the digital systems, usually push button keys are used. These push button keys when pressed bounce a few times, closing & opening the contacts before providing a steady reading as shown in fig below.




- * Reading taken during bouncing period may be faulty. This problem is known as key debounce.
- * Key debounce is undesirable & it must be avoided.
- * As shown in w/f, when the center contact of the switch is in lower position, V_B at B is +V volts & V_A at A is 0V. Now, if contact moved from lower to upper position, V_B at B becomes 0V & then the V_A at A is +V volts. As a result of contact bounce, the center contact of the switch leaves terminal A causing V_B to become 0 & then return to A again causing V_B to +V volts. This opening & closing effect due to springiness of the contacts may occur several times before the center contact of switch remains in its upper position. During contact bounce, the center bounce does not return to terminal B. Similarly, contact bounce again occurs when the switch is moved from upper to lower position. Using SR latch, this problem can be eliminated.




* Assume +ve logic, $\therefore +V$ volts = logic-1 & Gnd = logic-0.

* By the use of 2 pull down resistors, logic-0 values are ensured at S, R terminals of the latch when switch is open. Thus when the center contact moves from its lower to upper position, SR latch remains in its reset state until center contact reaches terminal 'A'. At this time Q o/p of SR latch becomes 1.



* If the switch now opens as a result of contact bounce, then '0' input on S & R i/p's of latch caused Q & Q-bar outputs to remain unchanged.

SR-latch: SR latch constructed using NAND gates is SR latch.



S	R	Q ⁺	Q-bar ⁺
0	0	1*	1*
0	1	1	0
1	0	0	1
1	1	Q	Q-bar

When $\bar{S}=\bar{R}=1$, logic diagram simplifies basic bistable element. Thus device remains in one of its 2 stable states i.e., latch retains its present state Q & Q-bar.


When $\bar{R}=0$ & $\bar{S}=1$, R becomes 1, thus resets latch to 0-state i.e., Q=0 & Q-bar=1

When $\bar{R}=1$ & $\bar{S}=0$, ($\bar{S}=1$), sets the latch to 1-state i.e., Q=1 & Q-bar=0.


When $\bar{S} = \bar{R} = 0$, o/p of both NAND gates are at logic-1. i.e., Q & \bar{Q} o/p's are ^{not} Complementary, which results in unpredictable \odot forbidden \odot indeterminate i/p condition.

Thus $\bar{S} = 0$ causes latch to set & $\bar{R} = 0$ causes latch to reset.


Symbol:



Timing Diagram of SR Latch:



Gated SR Latch: The Gated SR latch has 2 i/p's S & R along with Control Signal. The gated SR latch is also known as SR latch with enable.




S	R	C	E	Q ⁺	Q ⁺
0	0	1		Q	Q
0	1	1		0	1
1	0	1		1	0
1	1	1		1*	1*
X	X	0		Q	Q

* It consists of SR latch along with 2 additional NAND gates & Control input (C). The control is also known as enable gate \odot clock input. The 'C' determines when S & R inputs become effective.


- * When $C=0$, the o/p's of 1st two NAND gates are at 1, $\therefore S=R=1$, which keeps the latch in its current stable state. i.e., in this case the latch is said to be disabled.
- * When $C=1$, Gated latch is enabled, now the latch behaves like a regular SR latch.
- * The 1st two NAND gates are used to invert S & R i/p lines when the latch is enabled. Thus $S=1$ sets the latch, $R=1$ resets the latch & $S=R=1$, results in unpredictable condition.
- * Since the effects of S & R i/p are dependent upon the presence of enable signal, these i/p's are known as Synchronous i/p's.

Symbol:



Gated D-latch:

SR & SR latch has uncontrol @ unpredictable i/p Condⁿ (i.e., when $S=R=1$ & $S=R=0$). This can be avoided using gated D latch [D \rightarrow data].



D	c	Q^+	\bar{Q}^+
X	0	Q	\bar{Q}
0	1	0	1
1	1	1	0

\rightarrow No change
 $\left. \begin{matrix} 0 & 1 \\ 1 & 0 \end{matrix} \right\} Q^+ \text{ follows } D$

This ckt consists of single i/p D (data) & the control i/p c. Data 'D' determines its next state.


When $C=0$, there is no change in latch o/p, It retains previous state.

When $C=1$, latch is enabled & its o/p follows values applied to the 'D' i/p.


i.e., If $D=0$, then latch is in 0-state

If $D=1$, then latch is in 1-state.


Symbol:-



Timing diagram for gated SR latch:-



Timing diagram for gated D-latch:-



Clocked JK Flip-Flop:

The uncertainty in the state of an SR flip-flop when $S=R=1$ can be eliminated by converting it into a JK flip-flop.

The data inputs are J & K which are ANDed with Q & \bar{Q} , respectively, to obtain S & R inputs as shown in fig. below

Thus, $S = J \cdot \bar{Q}$ & $R = K \cdot Q$.




Fig: JK flip-flop using SR flip-flop.

* It consists of SR flip-flop along with 2 additional AND gates.




Fig: Clocked JK flip-flop using NOR gates.

* Fig above shows the circuit dia of clocked JK flip-flop using SR latch.

Here, the clock determines the o/p of JK flip-flop.

* when $clk=0$, the o/p's of two AND gates becomes '0'.
 $\therefore S=R=0$, which keeps the latch in its current stable state - i.e, in this case the latch is said to be disabled.

* when $C=1$, Gated latch is enabled, now the flip-flop generates the o/p with respect to J & K i/p's.

* When, $C=1$ & $J=K=0$, $S=R=0$ & according to the Truth table of SR flip-flop there is no change in the o/p.

* when $J=0$ & $K=1$,

a) $Q=0, \bar{Q}=1$: when $J=0, K=1$ & $Q=0, S=0$ & $R=0$.

Since $SR=00$, there is no change in o/p. $\therefore Q=0$ & $\bar{Q}=1$.

b) $Q=1, \bar{Q}=0$: when $J=0, K=1$ & $Q=1, S=0$ & $R=1$. [$\because R=KQ=1$].

Acc to Truth table of SR flip-flop it is reset state & o/p Q will be 0.

i.e., i/p's $J=0, K=1$, makes $Q=0$ i.e., reset state.

* when $J=1, K=0$,

a) $Q=0, \bar{Q}=1$: when $J=1, K=0$ & $Q=0, S=1$ [$S=J\bar{Q}$], & $R=0$.

Acc to Truth table of SR flip-flop it is set state & o/p 'Q' will be 1.

b) $Q=1, \bar{Q}=0$: when $J=1, K=0$ & $Q=1, S=0$ & $R=0$,

Since $SR=00$ there is no change in o/p. $\therefore Q=1$ & $\bar{Q}=0$.


i.e., i/p's $J=1, K=0$ makes $Q=1$, i.e., set state.

* when $J=K=1$,

a) $Q=0, \bar{Q}=1$: when $J=K=1$ & $Q=0, S=1$ & $R=0$. According to Truth table of SR flip-flop it is set state & o/p 'Q' will be '1'.

b) $Q=1, \bar{Q}=0$: when $J=K=1$ & $Q=1, S=0$ & $R=1$. According to Truth table of SR flip-flop it is reset state & o/p 'Q' will be '0'.

\therefore The i/p $J=K=1$, toggles the flip-flop o/p.



(A) Logic Symbol.


clk	J	K	Q	\bar{Q}
0	x	x	Q	\bar{Q}
\square	0	0	Q	\bar{Q}
\square	0	1	0	1
\square	1	0	1	0
\square	1	1	\bar{Q}	Q

} No change


\rightarrow Toggle.

(B) Truth table.

Clock: Periodic, rectangular waveform used as basic timing signal.



- * There are 2 signal transitions,
Transition from 0 to 1 is known as positive edge
① Rising edge of the clk.
Transition from 1 to 0 is known as negative edge ②
falling edge of the clk.
- * One complete pulse includes both transitions [i.e., 0 to 1 & 1 to 0]
- * Clock pulse may be +ve or -ve.




- * The state of flip-flop is changed by change in clk i/p.
This change is called trigger & transition it causes is known as triggering the flip-flop.
- * Based on clock pulse consideration, there are 2 types of F-F:
1. Master-slave flip-flop ① pulse triggered ② level triggered flip-flop
2. Edge-triggered flip-flop.


Master-slave flip-flops:

- * Master-slave flip-flop consists of 2 cascaded sections each capable of storing a binary symbol.
- * The 1st section is called master & the 2nd section is called slave.
- * Information entered into the master on one edge of clock signal is transferred to the slave on next edge.

Master-Slave FF



- * It consists of 2 SR latches & an inverter.
- * The i/p lines S & R are used to set & reset the flip-flop.
- * A clock signal C is applied to control i/p line.



When $C=0$, the master being gated SR latch is disabled & any change on S & R i/p lines are ignored. At the same time the slave is enabled due to the presence of inverter.

Hence, slave is in the same state as that of the master. Since S & R i/p's of Master are connected to S & R input of Slave respectively, at the control signal starts to rise & it is at time t_1 that the master is enabled.

While $C=1$, the master responds to the i/p's on S & R lines. Since slave is disabled due to presence of inverter, changes in master latch are not reflected to slave.

When control signal returns to low level (logic-0) at time t_2 , master is disabled & slave is enabled. Now state of master is transferred to slave.

Thus i/p change of the master-slave flip-flop is synchronized to the falling edge of the control signal.


Truth table

S	R	C	Q^+	$Q^{+ \prime}$
X	X	0	Q	Q
0	0	1	Q	Q
0	1	1	0	1
1	0	1	1	0
1	1	1	undefined.	

1 → indicates the master is enabled while the control signal is high (1) & state of master is transferred to the slave & correspondingly to i/p of flip-flop at the end of pulse period.


(7)
 Since the behaviour of master slave flip-flop constructed from latches is dependent upon the rising & falling edges of the control signal as well as the period of time in which the control is high. They are also known as Pulse Triggered Flip-flop.

Logic Symbol:




'T' → It called postponed o/p indicator.
 Indicates o/p change is postponed until the end of the pulse period.

Timing Diagram:



Since the o/p state of master slave SR flip-flop is undefined when $S=R=1$, it is necessary to avoid this condition. This is avoided in master slave JK flip-flop.

Master Slave JK Flip-flop:



working * when $J=K=1$, let $c=0$ & assume flip-flop is in '0-state', (i.e., present state $Q=0, \bar{Q}=1$). In this case o/p of J i/p 'AND' gate is logic-1 & o/p of 'K' i/p 'AND' gate is 0.

\therefore S/p's for the master becomes $S=1$ & $R=0$.

when CLK changes from $0 \rightarrow 1$, the master enters 1-state & which is transferred to the slave when clock changes from $1 \rightarrow 0$ again.

thus o/p of master slave flip-flop toggled when $J=K=1$ as a result of control signal.

* Now, assume flip-flop is in 1-state & $J=K=1, C=0$. (i.e., $Q=1$ & $\bar{Q}=0$). In this case o/p of J i/p 'AND' gate is 0 & o/p of K i/p 'AND' gate is 1.

\therefore S/p's for the master becomes $S=0$ & $R=1$.

when CLK changed from $0 \rightarrow 1$, the master enters to 1-state & which is transferred to the slave when CLK changes from $1 \rightarrow 0$, thus o/p of flip-flop is toggled.

* If $J=0$ & $K=1$, the master slave JK flip-flop enters to 0-state, '1' on K i/p resets the Q o/p of the flip-flop.


- * If $J=1, K=0$, the master slave JK flip flop enters to 1-state, 1 on J sets the Q of the flip flop after CLK pulse has occurred.
- * when $J=K=0$, the master slave JK flip flop retains its current state during a CLK pulse.
- * & when $C=0$, state of the flip flop does not change.

Truth table:

C	J	K	Q ^t	Q ^{t+1} Next state
0	0	0	Q	Q → no change
0	0	1	0	1 → reset
0	1	0	1	0 → set
0	1	1	Q	Q → Toggle
1	x	x	Q	Q → no change


↑
Present state

Symbol:



J → op is postponed till the end of pulse period.


Timing Diagram:



0's catching & 1's catching: This problem occurs in master-slave JK flip-flop


0's catching:

Consider the master-slave JK flip-flop. Initially, let the flip-flop be set ($Q = Q_s = 1, \bar{Q} = \bar{Q}_s = 0$). Fig shows the response of the flip-flop to a given i/p sequence.



* At t_1 , the K i/p goes to 1. Since $Q_s = 1$, at t_2 , when the clock goes high, the o/p of AND gate B goes to 1 & the master resets as shown in the Q_m w/f. Note that Q_s is still at logic 1. At t_3 , the J i/p goes high. Since \bar{Q}_s is still zero. The o/p of AND gate A is 0 & the J=1, K=0 i/p goes unrecognized. The slave resets at the falling edge of the clock at t_4 . This is called 0's catching.

1's catching:



* Let the master-slave JK flip-flop be initially reset ($Q = Q_s = 0, \bar{Q} = \bar{Q}_s = 1$)

* At t_1 , the J i/p goes to 1 & at t_2 when clock goes to 1, \bar{Q}_s is also 1 & the o/p of the AND gate of J i/p is at logic 1. The master sets to $Q_m = 1$.

* Now Q_s is still at 0 & this keeps

AND gate of K i/p disabled when K becomes 1 at t_3 .


* Thus, the J=0, K=1 i/p goes unrecognized.

The slave sets at t_4 during the falling edge of the clock.

* This is called 1's catching.

Master Slave D (Data) flip-flop:-

Symbol:-



Truth table

clk	D	Q ⁺ Q ⁺
0	X	Q Q
1	0	0 1
1	1	1 0

* In D flip-flop Q o/p follows D i/p. If D=0, then S=0 & R=1, this resets the flip-flop i.e., Q is in 0-state.


* If D=1, then S=1 & R=0, this sets the flip-flop to 1-state.

∴ If D=0 then Q=0 & if D=1, then Q=1.

Thus Q follows D with clk pulse.


* When C=0, then there is no change in flip-flop o/p.

Timing diagram:-



Master slave T (toggle) Flip-flop:

Symbol




Truth table:

CLK	T	Q	Q-bar
0	x	Q	Q-bar
1	0	Q	Q-bar
1	1	Q-bar	Q

NO change
Toggle

- * when $C=0$, then there is no change in state of flip-flop.
- * If $T=0$, then $J=K=0$, thus flip-flop state does not change.
- * If $T=1$, then $J=K=1$, Toggles the flip-flop o/p.

Timing diagram:




NOTE! For -ve pulse triggered flip-flop, symbol used in truth table to indicate CLK pulse is $\text{┌} \text{┐}$ [1 \rightarrow 0 transition]

- * In this case master changes its o/p during -ve edge & which is transferred to slave while +ve edge [0 \rightarrow 1 transition].

Edge Triggered Flip-Flops:

Edge Triggered flip-flops uses just one edge of clk signal to change its state. This is referred as Triggering edge. They use either +ve (0) or -ve edge of the flip flop. Once Triggering edge occurs, the flip-flop remains unresponsive to information i/p changes until the next Triggering edge of control signal.

Positive Edge Triggered D-Flip Flop:



Positive edge Trigger meant that D i/p is transferred to Q o/p [i.e, Q follows D] only upon the occurrence of rising (0) +ve edge of the clk signal. This is indicated by (↑) symbol.

Working: Consider the logic diagram shown above, NAND gate 5 & 6 serves as SR latch.

Initially, assume clock [c] = 0, regardless of D i/p, the o/p of NAND gates 2 & 3 are at 1. ∴ S-bar = R-bar = 1. These signals are applied to SR latch, causing it to retain its present state. Thus when c=0, latch retains its present state.

Now, assume $D=0$, \therefore o/p of NAND gate 4 is at logic-1.
Thus i/p's for NAND gate 1 are at logic-1 & corresponding o/p of NAND gate 1 becomes '0'.

When the clock changes from 0 to 1 i.e., +ve edge of the CLK, all the 3 i/p's to gate 3 becomes 1, causing o/p of gate to '0'. Thus making $\bar{R}=0$ & $\bar{S}=1$. The Q o/p resets or remains at 0. i.e., $Q=0$ & $\bar{Q}=1$.

Thus, After occurrence of +ve edge of clock signal when $D=0$, the FF is in its 0-state & any change in the 'D' i/p does not change the o/p.

* Now assume $D=1$, this causes o/p of gate 4 to be '0' & this o/p causes o/p of NAND gate 1 to be logic-1.
Now when CLK changes to 1, both i/p's of gate 3 are '1' & its o/p \bar{S} becomes '0'. Since o/p of gate 4 is logic-0, the o/p of gate 3 remains at logic-1.
The $\bar{R}=1$ & $\bar{S}=0$ results in setting of \bar{SR} latch consisting of gates 5 & 6. i.e., $Q=1$ & $\bar{Q}=0$.


* The '0'-o/p from gate 2 serves as i/p to both gates 1 & 3 & confirms that their o/p's remain at 1. Thus if 'D' subsequently change $1 \rightarrow 0$ when $c=1$, causing o/p of gate 4 to change, then the o/p's of gates 1 & 3 do not change.
 \therefore Once +ve edge of clock has occurred, changes in 'D' i/p with $c=1$ has no effect on state of flip-flop.

* In Summary, only upon the occurrence of +ve edge of CLK signal does the flip-flop respond to the value of D i/p.

Truth table:-


clk	D	Q ⁺	Q ⁻
↑	0	0	1 → reset
↑	1	1	0 → set
0	x	Q	Q̄ } No change
1	x	Q	Q̄ } No change

Symbol:-



Triangular symbol
 → This symbol is called dynamic o/p indicator. It indicates o/p change occurs only upon transition of control signal.


Timing Diagram:-



Negative edge Triggered D-flip flop:- [1 → 0 transition]

In this type of flip-flop the negative edge (falling edge) of clock signal is to change state of flip flop. Working principle is same as +ve edge.

Symbol:-



clk	D	Q ⁺	Q ⁻
↓	0	0	1 → reset
↓	1	1	0 → set
0	x	Q	Q̄ } No change
1	x	Q	Q̄ } No change

Aynchronous I/p's: Asynchronous i/p's does not depends on clock signal. without application of clock i/p their i/p's set & reset the flip flop.

* These i/p's are useful for bringing flip-flop into desired initial state before normal clocked operation.

* The Asynchronous i/p's are preset (Pr) & clear (Clr).


These 2 i/p's are active low.

* Logic-0 on preset i/p, sets 'Q' o/p of flip-flop to 1-state.

Logic-0 on clear i/p resets 'Q' o/p of flip-flop to 0-state.


Logic-0 on both results in unpredictable condition.

D-flip-flop with Asynchronous i/p's:



PR	CLR	CLK	D	Q ⁺	Q ⁺
0	1	X	X	1	0
1	0	X	X	0	1
0	0	X	X	0*	0*
1	1	↑	0	0	1
1	1	↑	1	1	0
1	1	⊗	X	Q	Q

Symbol:




When $\overline{PR}=0$, that sets the flip flop to 1-state, $\overline{CLR}=0$, resets the flip flop to 0-state. When $\overline{PR}=\overline{CLR}=0$, which results in undefined i/p condition, when $\overline{PR}=\overline{CLR}=1$, it behaves like a D-flip-flop.

working: when $\overline{PR}=0$ & $\overline{CTR}=1$, with $clk[c]=0$, then o/p of NAND gate 5 becomes '1' & the o/p of NAND gate 6 is '0'. This corresponds to set (01) 1-state.

||ly, when $\overline{PR}=1$ & $\overline{CTR}=0$ is applied, then o/p of gate 5 becomes '0' & o/p of NAND gate 6 is '1'. This corresponds to 0-state.

*The \overline{PR} & \overline{CTR} i/p's are also applied to NAND gates 1, 2 & 4. This is done to ensure the effect of an asynchronous i/p on flip flop o/p's when $C=1$. i.e., if either \overline{PR} @ \overline{CTR} becomes 0 with $C=1$, then flip/flop responds immediately.


Positive Edge Triggered JK flip-flop:



Truth table


J	K	clk	Q	\overline{Q}
0	0	↑	Q	\overline{Q}
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	\overline{Q}	Q
X	X	0	Q	\overline{Q} } No
X	X	1	Q	\overline{Q} } change

Symbol:




Edge Triggered JK flip flop are not subject to 0's & 1's catching since they respond to the values on information i/p lines only at the time of triggering edge.

Edge Triggered T flip flop:



using positive edge triggered JK flip flop.




using +ve edge triggered D flip flop.


Truth table:

T	C	Q ⁺	Q̄ ⁺
0	↑	Q	Q̄ → No change.
1	↑	Q̄	Q → Toggle
x	0	Q	Q̄
x	1	Q	Q̄

Logic Symbol



Master Slave flip flop with data lockout:



0's & 1's catching problem in master slave flip flop is avoided using this type of flip flop. In this, the master responds to the information (i/p) lines only on one edge of the clock signal & then transfers its content to slave during the next edge of clock. The master slave flip flop having this property is called Master slave with data lock out.

In the above dig, Positive edge triggered JK flip flop is used as master & gated SR latch as slave. The information enters to master only on +ve edge of clock. Since master is edge triggered, any change on JK i/p lines when C=1 are neglected.

The content of master transferred to slave at negative edge of clock.

Counter

* A sequential circuit that generates prescribed sequence of states upon application of clock pulses is known as Counter.

(or)

* Counter is a cascaded arrangement of flip-flops configured to give a specific sequence on application of a clock.

* Counters are used for counting number of clock pulses arriving at its clock input & are useful for generating timing sequences to control operations in a digital system.

* Each step of the sequence is dependent on the contents of the flip-flops & is called a state of a counter.

* The modulus of a counter is the total no of states of the counter.


* If counter is cascade of n flip-flops, then no possible states are 2^n . The no of states may be $\leq 2^n$.

i.e., If counter has m (2^n) distinct states, then it is called modulus- m (or) mod- m counter.

* The order in which states appear is called Counting Sequence.

* Graphical representation of counting sequence is called State diagram.

* Each node of indicates states of the counter & arrows in the graph denote order in which states occur.



Synchronous Counter: When counter is clocked such that each flip-flop in the counter is triggered at the same time, that counter is said to be synchronous counter.

Asynchronous Counter/Ripple Counter: In this type of counter flip-flops are not clocked simultaneously & flip-flops are connected in such a way that output of first flip-flop drives the clock for the next flip-flop.


- (4)
- * Depending on select lines of multiplexers (mode control lines) the register can retain its current state, shift left, shift right. Each of these operations is the result of the edge of clock signal.
 - * Logic-0 on the asynchronous \bar{CP} , clears register contents
 - * When $S_1, S_0 = 00$, I_0 of the mux is selected. The Q o/p of flip flops are connected to their respective 'D' i/p's & upon the occurrence of the clock pulse 'D' i/p's appears at 'Q' o/p. \therefore There is no change in register content.
 - * When $S_1, S_0 = 01$, I_1 of mux is selected, serial input for shift right gets connected to 'D' i/p of flip flop A, Q_A to D_B , Q_B to D_C , Q_C to D_D . Now, upon the occurrence of the clock pulse, register shifts the data to right by one bit position.
 - * When $S_1, S_0 = 10$, I_2 of mux is selected, serial input for left shift gets connected to 'D' i/p of flip flop D, Q_D to D_C , Q_C to D_B & Q_B to D_A . Now upon the occurrence of clock pulse, register shifts the data to left by one bit position. i.e., it performs left shift operation.
 - * When $S_1, S_0 = 11$, I_3 is selected & I_A, I_B, I_C, I_D appears at D_A, D_B, D_C, D_D respectively constituting parallel inputs.

Applications of Shift Register:

1. Serial In Serial out (SISO) shift register can be used to introduce time delay in digital signals.
2. Serial In parallel out (SIPO) shift register can be used to convert data in serial form to the parallel form.
3. Parallel In Serial out (PISO) shift register can be used to convert data in parallel form to serial form.
4. Shift register can also be used as counter, to identify time sequences for specific instances.

Universal Shift Register

- * A universal shift register is one which is bi-directional & has capabilities to accept both serial & parallel inputs as well as capabilities of serial & parallel o/p.
- * Fig below shows the 4-bit universal shift register. It has all the capabilities listed above.
- * It consists of 4 flip-flops & 4 multiplexers.



* The mode selection table & symbol are shown in figs below.

Select lines		Data selected	operation.
S_1	S_0		
0	0	S_0	hold
0	1	Q_1	Shift right
1	0	S_2	Shift left
1	1	S_3	parallel load

fig: Mode Selection table.





fig: Symbol.


Parallel in Serial out (PISO) Shift Registers.

In this type, the bits are entered in parallel. i.e., simultaneously into their respective stages on parallel lines.




- * Fig above shows a parallel in Serial out unidirectional shift register.
- * There are 4 i/p lines D_0, D_1, D_2, D_3 for entering data in parallel into the register & parallel o/p's are Q_0, Q_1, Q_2, Q_3 .
- * Shift/load is the control i/p which allows shift or loading data operation of the register.
- * When shift/load is @ logic 1, all the upper AND gates are enabled, Serial i/p (D_0) appears at D i/p of flip flop A.
- * The 'Q' o/p's of flip-flops A, B & C appear respectively at the 'D' i/p's of flip-flops B, C, & D (next right flip-flops).
- * The data gets shifted right on the application of clock pulses.
- * When shift/load is at logic '0', lower AND gates get enabled & upper AND gates get disabled.
- * The parallel i/p's now appear at the respective 'D' i/p's thereby facilitating parallel i/p. (i.e., all 4 bits are stored simultaneously).

* Timing diagram of 4-bit Ring Counter * Timing diagram of 4-bit Johnson Counter



Mod-7 twisted Ring Counter (Johnson Counter)



* Fig above shows a mod-7 twisted ring counter with an odd number of states where the 1111 state gets bypassed.


* Here the complement of Q_0 of LSB flip-flop (FF₀) & Q_3 of MSB flip-flop (FF₃) are ANDed & the result is given as i/p to the FF₁, i.e., MSB.

CLK	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	0	1	1	1
5	0	0	1	1
6	0	0	0	1

①

Johnson Counter or Twisted Ring Counter or Switch tail Counter

- * In a Johnson Counter, the \bar{Q} output of each stage of flip-flop is connected to the 'D' input of the next stage.
- But the Complement output of the last flip-flop is connected back to the D-input of the first flip-flop as shown in the fig below.



- * Initially, the register (all flip-flops) are cleared.
- So, all the o/p's Q_A, Q_B, Q_C, Q_D are zero.
- * The o/p of last stage, Q_D is zero. \therefore Complement o/p of last stage, \bar{Q}_D is one. This is connected back to the D i/p of first flip-flop i.e. FF A (D_A), i.e. $D_A = 1$.
- Hence for the next clock pulse o/p becomes 1000.
- * Sequence of states are summarized in table below.
- * A n-stage Johnson Counter has $2n$ states - (modulus $2n$)
- * In 4-bit Johnson Counter, total no of states = 8.
- \therefore It is a mod-8 Counter.

CLK	Q_A	Q_B	Q_C	Q_D
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1

** Johnson Counter is a digital Counter in which the \bar{Q} o/p of one flip-flop is directly connected to i/p of next flip-flop.

But \bar{Q} of LSB is connected back to the i/p of MSB.


Note:
** Refer class notes for problems.

Counters Based on Shift Register:-

- * There are several applications in digital systems where non-binary counters are required.
- * These counters output a decoder like sequence.
- * These are used to identify specific time intervals.
- * 2 types of non-binary counters called ring counters & switch-tail counters can be designed using shift registers.

Ring Counter

- * A Ring Counter is a circular shift register which is initialized such that only one of its flip-flop is at 1-state, while all others are in 0-state. Thus, upon the (application) occurrence of each clock pulse, the single 1 is shifted around the register. Fig below shows mod-4 ring counter.




- * In the above figure CLR followed by Preset makes the o/p of 1st stage to logic '1' & remaining outputs are '0'. i.e., QA is one & QB, QC, QD are '0'.

- * No. of states = 4
 \therefore It is a mod-4 ring counter. -
 Counter initialized to 1000, then counting sequence shows results as in T.T.


CLK	QA	QB	QC	QD
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0

- * A mod-n ring counter would require 'n' flip-flops.

Design a Counter to of sequence from 1011 to 1111 & Repeat from 1011




Synchronous up/down Counter using T-flip-flop.



- * 3 bit Synchronous up/down Counter is as shown in the fig.
- * The gating at each T input should be modified to accept all the previous ANDed Q outputs as well as the ANDed Q's controlled by the up/down control input.
- * with the Count enable at logic 1, up/down at logic 1 enables the upper AND gate for up counting & up/down at logic 0 enables the lower AND gate for down counting.
- * For 4-bit up/down Counter 4 Flip-flops has to be used.


Ex: a 0000 to 1111 counter can be made to count from 0000 to 1000, which becomes a mod-9 counter.

- * Such 4-bit counters are available in a commercial package with load & count i/p's.
- * A logic 1 at the load input would load the count at d_0, d_1, d_2, d_3 into the counter.
- * A logic 1 at the count input would enable the up-counting.
- * C_0 → Carry output, is used to cascade 4 bit counters to form higher bit counters.
 C_0 which goes high during the 1111 to 0000 transition.




Mod-10 Decade Counter:

mod-10 counter counts from 0-09 i.e. in binary 0000-1001.



mod-5 Counter :-

It counts from 0 to 4 0000 to 0100



order flip-flop is at 1.


- * All lower order flip-flop outputs can be ANDed to enable the Toggle of a given flip-flop.
- * When Count enable line is at logic 1, the AND gate outputs place a 1 at the T inputs when all the previous flip-flop outputs are at 1.

Note: 1. write Truth table of upcounter & Timing diagram.

2. Circuit is same for down counter, but instead of Q, \bar{Q} is given as \bar{Q}, Q to AND gate.

Drawback:

- * No. of gates or stages increases the no. of inputs to the AND gate.
- * Making use of the fact that ANDed outputs of all previous flip-flops are available at the output of each AND gate, the gating can be modified to keep the no. of inputs to the AND gates constant as shown below.



Note: In Synchronous Counter, Counter Speed is based on availability of next count at the o/p terminal. Hence, Synchronous Counter are faster than Asynchronous.

Synchronous Counter is (4 bit) with parallel load.


- * We know that a n-bit counter can be used as a mod- 2^n counter.
- * We can configure a mod-m counter where $m < 2^n$, if we include a facility to parallel load an initial count.

For a stage binary ripple counter, the worst case settling time becomes $2^{n-1}T$

Synchronous Binary Counter


In this type of counter, all the flip flops are clocked simultaneously.

- * When a counter is clocked such that each flip flop in the counter is triggered at the same time, such counter is called as Synchronous Counter.
- * The effect of propagation delay is not greater since all flip flops in the counter change state at the same time.
- * Delay of any is due to the delay of a single flip flop.
- * Synchronous binary up counter constructed using negative edge triggered flip flop is shown in fig.
- * In this counter 4 flip flops counting sequence is from 0000 to 1111 (0 to 15).
- * Clock pulses are applied to the control input C of each clocked flip flop.




- * Observe that Q_A toggles with every clock pulse (refer Truth table of up counter).
- * The other outputs toggle whenever all the lower order flip flops are at 1.
- * At clock 4, Q_1 toggles because both the lower order flip flops Q_0 & Q_2 are at 1. At clock 8 (0011).
- * This can be applied to all counts in the table.
- * Thus the lowest significant flip flop must toggle at every clock pulse & the next must toggle whenever every lower

* The 3rd Count pulse caused only Q_A flip flop to change state & Count to become 011.
 * For the 4th Count pulse it toggles Q_A off to change state from 1 to 0, & Q_B becomes 1. This causes the edge to occur at Q_A terminal. Thus Q_B is toggled, returning it to 0-state.
 In addition, when Q_B flip flop changes its state, the Q_C flip flop is toggled by 0 to 1 appearing at Q_B off terminal.
 Now the state of the counter is 0100. Like this counting sequence continues upto 1111.



* Asynchronous \odot binary Counter is also known as ripple counter since change in state of Q_i flip flop is used to toggle the Q_{i+1} flip flop. Thus, the effect of count pulse must ripple through the counter.

Draw back of Asynchronous Counter:




As shown in the fig above there is a propagation delay b/w i/p & o/p of flip flop, this rippling behaviour affects the overall time delay b/w the occurrence of count pulse & when stability count appears at o/p terminals. This delay is more when all flip flop's need to toggle for final count.

The clock inputs of flip flops A, B, C are connected to A, B, C of the circuit respectively.
 When the clock change state 0 to 1 in a combination of A, B, C which correspond to a combination of 4 outputs.

Count	A	B	C	D
0000	0	0	0	0
0001	0	0	0	1
0010	0	0	1	0
0011	0	0	1	1
0100	0	1	0	0
0101	0	1	0	1
0110	0	1	1	0
0111	0	1	1	1
1000	1	0	0	0
1001	1	0	0	1
1010	1	0	1	0
1011	1	0	1	1
1100	1	1	0	0
1101	1	1	0	1
1110	1	1	1	0
1111	1	1	1	1

Repeat

When it is a 4-bit counter, the output states are 0000 to 1111. If it is a mod-10 counter, the sequence is from 0000 to 1001.




Initially, the count is in state 0000 & count enable input is high-1. Upon the occurrence of the edge of the first clock pulse, flip flop A changes its state. And as it goes from 0 to 1, flip flop B is not affected by the JF. The state of the counter is now 0001.
 When the positive edge of the 2nd clock pulse arrives, the flip flop B is again toggled. This time it returns to a state 0010. As the edge goes from 0 to 1, a JF edge appears at the clock input of the flip flop C and causes it to toggle. The change in state of flip flop C does not affect flip flop A since its edge occurs at its clock JF.
 Hence at the end of the pulse, state of counter is 0010.

Binary Ripple Counter (or) Asynchronous Counter:

- * Counters whose counting sequence corresponds to binary no are known as Binary Counters
- * In this type of counter flip flops are not clocked simultaneously & flip flops are connected in such a way that o/p of first flip flop drives the clock for the next flip flop.
∴ This type of counter is known as asynchronous counter.
② Ripple Counter
- * An 'n' bit binary consists of 'n' flip flops can count from '0' to $(2^n - 1)$.
∴ modulus of binary counter is 2^n , where $n \rightarrow$ no of flip flops.
- * For up counter, counting sequence is from '0' to $2^n - 1$.
- * For down counter, counting sequence is from $(2^n - 1)$ to 0.
After reaching its max (or) min count counting sequence is repeated from its initial state.
- * Ex: A 3-bit binary up counter sequences from '000' (0) to '111' ($2^3 - 1 = 8 - 1 = 7$) & repeats the sequence on reaching '111'.

Asynchronous 4-bit binary up counter (or) Ripple Counter [using +ve edge FF]

- * In 4-bit counter, a cascade of 4 flip-flops can be used to configure a counter upto modulus 16.
- * Fig shows a 4-bit binary up counter configured using positive edge triggered 'T' flip-flops along with its count sequence.



- * With the count enable or T inputs held at logic 1, the o/p of each flip flop toggles for every 0 to 1 transition of its clock 'i/p' or at every positive edge of its clock input.

Module - 4

Simple flip-flop Applications

Introduction:

Flip-flop is nothing but a binary cell capable of storing one bit information, & can be connected to perform counting operations. Such a group of flip-flops is called Counter.

The collection of flip-flops can be used to store a word, is called Register.

A flip-flop can store 1-bit information. So an n-bit register has a group of n flip-flops & is capable of storing any binary information/number containing n-bits.

Register.

- * Registers are used to store data in a digital system.
- * A 4-bit register can store binary bits from 0000 - 1111. These are called Contents or States of a register. Thus a 4-bit register has 16 possible states.
- * A cascade of 4 flip-flops configured as a register can store one nibble of data.
- * Shift registers are capable of moving or shifting the data stored in their flip-flops in either directions.
- * Ex - Consider a 4-bit shift register with data 0100 or decimal 4. A left shift results in 1000 or decimal 8 & a right shift results in 0010 or decimal 2.
- * Each left shift has a "multiplication by 2" effect & each right shift has a "division by 2" effect.
- * Shift registers which can shift data in both directions are called bi-directional shift registers.
- * Those which can shift data in only one direction are called unidirectional shift registers.
- * Hence these are classified based on whether data is input or output in - serial or - parallel fashion.

* When information is transferred in parallel manner, all the bits in the information are handled simultaneously, as a single entity at a time.

No. of I/p lines required are equal to no. of bits in an information & requires one clock pulse.

* Information transfer in serial manner involves bit by bit availability at a time (one bit at a time).

This type of transfer requires single I/p line & no. of clock pulses = no. of bits in an information.

* Thus, there are 4 possible ways of data transfer.

They are 1) Serial In Serial out (SISO)


2) Serial In parallel out (SIPO)

3) Parallel In parallel out (PIPO)

4) Parallel In Serial out (PISO)

Serial In Serial out (SISO):-

* A 4-bit SISO unidirectional shift register using positive edge triggered D flip-flops is shown below.




* The D inputs of each flip-flop is connected to the Q of the previous stage to the left.

* The control I/p's of all flip flops are connected together to a common synchronized clock. Thus, upon the occurrence of the positive edge of clock signal, the content of each flip flop is shifted one position to the right.

* The data on the serial in line gets stored in flip-flop A & appears at Q_n.

* The Content of left most flip flop after clock signal depends on serial data input line & Content of right most flip-flop before a clock signal is lost.


Ex: Serial data: 1101



Circular Shift Register:

In some application, the information within register must be preserved, by avoiding loss of information at the o/p of last flip flop.

For this, Serial data o/p line is connected to serial data in line as shown below. This type of register is called Circular Shift register.




Ex: If Content is 1011, upon the occurrence of +ve edge of clock signal it becomes, 1101.

Serial In Parallel Out (SIPO) Shift Register:

* In this case, the data bits are entered into the register serially i.e., one after the other, The information is available at a single, entity, i.e., parallel out @ flip flop o/p terminals.

* This type of register provides serial to parallel conversion of information.




CLK	Serial data	QA	QB	QC	QD
↑	1	1	x	x	x
↑	0	0	1	x	x
↑	1	1	0	1	x
↑	1	1	1	0	1

Parallel out

observe that once the 4 bit data is shifted in after 4 clock pulses, the data stored in each flip-flop is available at the respective Q o/p's.

Parallel In Parallel Out (PIPO) Shift Registers:




In this type, the bits are entered in parallel i.e. Simultaneously into their respective stages on parallel lines & the bits appear on parallel outputs simultaneously upon the occurrence of clock pulse.

CLK	Parallel In	Parallel out
	D ₀ D ₁ D ₂ D ₃	Q ₀ Q ₁ Q ₂ Q ₃
↑	1 0 0 1	1 0 0 1

Construction of State diagram.

a) Obtain the transition table for the given state diagram and design the sequential Network using JK flip-flop.



i) State table.

present state	Next state		output	
	x=0	x=1	x=0	x=1
F ₁ F ₂	F ₁ ' F ₂ '	F ₁ F ₂	Z	Z
a	a	b	0	0
b	c	d	1	0
c	b	a	1	1
d	a	b	1	0

ii) Transition Table

A B X	A' B' Z	J _A K _A	J _B K _B
0 0 0	0 0 0	0 x	0 x
0 0 1	0 1 0	0 x	1 x
0 1 0	1 0 1	1 x	x 1
0 1 1	1 1 0	1 x	x 0
1 0 0	0 1 1	x 1	1 x
1 0 1	0 0 1	x 1	0 x
1 1 0	0 0 1	x 1	x 1
1 1 1	0 1 0	x 1	x 0

iii) K-Map Simplification

	00	01	11	10
0	0	0	1	1
1	x	x	x	x

$J_A = B$

	00	01	11	10
0	x	x	x	x
1	1	1	1	1

$K_A = 1$

	00	01	11	10
0	0	1	0	x
1	1	0	x	1

$J_B = \bar{n}x + n\bar{x}$
 $= n \oplus x$


	00	01	11	10
0	x	x	0	1
1	x	x	0	1

$K_B = \bar{x}$

	00	01	11	10
0	0	0	0	1
1	1	1	0	1

$Z = n\bar{B} + B\bar{x}$

iv) Diagram.




02) A Sequential has 1 input and 1 output. The state diagram is shown in figure. Design the sequential circuit with

a) D-flip-flop

b) T-flip-flop

c) SR-flip-flop

d) JK-flip-flop.




i) State table.

present state	Next state		output	
	X=0	X=1	X=0	X=1
A B	A ⁺ B ⁺	A ⁺ B ⁺	Y	Y
00	00	10	0	1
01	11	00	0	0
10	10	01	1	0
11	00	10	1	0


ii) Transition Table for D'FF

A B X	A ⁺	B ⁺	Y	D _A ⁺	D _B ⁺
0 0 0	0	0	0	0	0
0 0 1	1	0	1	1	0
0 1 0	1	1	0	1	1
0 1 1	0	0	0	0	0
1 0 0	1	0	1	1	0
1 0 1	0	1	0	0	1
1 1 0	0	0	1	0	0
1 1 1	1	0	0	1	0


iii) K-Map




$$D_A^+ = \bar{A}\bar{B}\bar{X} + \bar{A}B\bar{X} + A\bar{B}X + A\bar{B}X$$



$$D_B^+ = \bar{A}\bar{B}X + \bar{A}B\bar{X}$$




$$Y = \bar{A}\bar{B}X + A\bar{X}$$




ii b) Transition Table for T flip flop.

A	B	X	A ⁺	B ⁺	Y	T _A ⁺	T _B ⁺
0	0	0	0	0	0	0	0
0	0	1	1	0	1	1	0
0	1	0	1	1	0	1	0
0	1	1	0	0	0	0	1
1	0	0	1	0	1	0	0
1	0	1	0	1	0	1	1
1	1	0	0	0	1	1	1
1	1	1	1	0	0	0	1

iii b) K-Map for T




$$T_A = \bar{B}X + B\bar{X} = B \oplus X$$



$$T_B = BX + AX + BB$$

and from output Y
 result will be same for all
 $\therefore Y = \bar{A}\bar{B}X + A\bar{X}$ flip flop.



ii) Transition Table.

A	B	X	A ⁺	B ⁺	Y	S _A ⁺	R _A ⁺	S _B ⁺	R _B ⁺
0	0	0	0	0	0	0	X	0	X
0	0	1	1	0	1	1	0	0	X
0	1	0	1	1	0	1	0	X	0
0	1	1	0	0	0	0	X	0	1
1	0	0	1	0	1	X	0	0	X
1	0	1	0	1	0	0	1	1	0
1	1	0	0	0	1	0	1	0	1
1	1	1	1	0	0	X	0	0	1

iii) c) K-Map

	$\bar{B}\bar{X}$	$\bar{B}X$	BX	$B\bar{X}$
\bar{A}	0	1	0	1
A	X	0	X	0

$$S_A = \bar{A}\bar{B}X + \bar{A}B\bar{X}$$

$$= \bar{A}(B \oplus X)$$

	$\bar{B}\bar{X}$	$\bar{B}X$	BX	$B\bar{X}$
\bar{A}	X	0	X	0
A	0	1	0	1

$$R_A = A\bar{X}\bar{B} + AB\bar{X}$$


$$= A(B \oplus X)$$

	$\bar{B}\bar{X}$	$\bar{B}X$	BX	$B\bar{X}$
\bar{A}	0	0	0	X
A	0	1	0	0

$$S_B = \bar{A}BX$$

	$\bar{B}\bar{X}$	$\bar{B}X$	BX	$B\bar{X}$
\bar{A}	X	X	1	0
A	X	0	1	1

$$R_B = BX + AB$$



i) d] Transition Table for J and K flip flop.

A	B	X	A ⁺	B ⁺	Y	J _A	K _A	J _B	K _B
0	0	0	0	0	0	0	X	0	X
0	0	1	1	0	1	1	X	0	X
0	1	0	1	1	0	1	X	X	0
0	1	1	0	0	0	0	X	X	1
1	0	0	1	0	1	X	0	0	X
1	0	1	0	1	0	X	1	1	X
1	1	0	0	0	1	X	1	X	1
1	1	1	1	0	0	X	0	X	1

ii) d. K-Map for J_A

	Bx	00	01	11	10
A	0	0	1	0	1
	1	X	X	X	X

$$J_A = \bar{B}x + B\bar{x} = B \oplus x$$

	Bx	00	01	11	10
A	0	X	X	X	X
	1	0	1	0	1


$$K_A = B \oplus X$$

	Bx	00	01	11	10
A	0	0	0	X	X
	1	0	1	X	X


$$J_B = Ax$$

	Bx	00	01	11	10
A	0	X	X	1	0
	1	X	X	1	1

$$K_B = A + x$$



03) Design a sequential circuit for a state diagram.



Transition Table.

present state	Next state		output.	
	0	1	0	1
000	001	010	0	0
001	011	100	0	0
010	100	011	0	0
011	000	000	0	1
100	000	000	1	0
101	x x x	x x x	x	x
110	x x x	x x x	x	x
111	x x x	x x x	x	x

ii) Truth table.

A	B	c	x	A'	B'	c'	Y	D _A	D _B	D _C
0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	0	0	0	1	0
0	0	1	0	0	1	1	0	0	1	1
0	0	1	1	1	0	0	0	1	0	0
0	1	0	0	1	0	0	0	1	0	0
0	1	0	1	0	1	1	0	0	1	1
0	1	1	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	1	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	0	1	0	0	0	0	0	0	0
1	0	1	0	x	x	x	x	x	x	x
1	0	1	1	x	x	x	x	x	x	x
1	1	0	0	x	x	x	x	x	x	x
1	1	0	1	x	x	x	x	x	x	x
1	1	1	0	x	x	x	x	x	x	x
1	1	1	1	x	x	x	x	x	x	x

iii) K-Map

	00	01	11	10
00	0	0	1	0
01	1	0	0	0
11	x	x	x	x
10	0	0	x	x

$$D_A = B\bar{c}\bar{x} + \bar{B}cx$$

	00	01	11	10
00	0	1	0	1
01	0	1	0	0
11	x	x	x	x
10	0	0	x	x


$$D_B = \bar{A}\bar{c}x + \bar{B}c\bar{x}$$

	00	01	11	10
00	1	0	0	1
01	0	1	0	0
11	x	x	x	x
10	0	0	x	x


$$D_C = \bar{A}\bar{B}\bar{x} + B\bar{c}x$$

	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	x	x	x	x
10	1	0	x	x

$$Y = A\bar{x} + Bcx$$



04.) Design a sequential circuit for diagram shown in figure using JK flip-flop.



State table.

present state	Next state		output	
	$x=0$		$x=0$	$x=1$
	a'	b'	z	z
0 0 1	0 1 0	0 1 1	1	1
0 1 0	0 0 1	0 1 0	0	1
0 1 1	1 0 0	1 1 0	1	0
1 0 0	1 1 0	0 0 1	0	1
1 1 0	1 1 0	0 1 0	1	0

ii) Transition Table

A	B	C	x	A'	B'	C'	Y	J _A	K _A	J _B	K _B	J _C	K _C
0	0	1	0	0	1	0	1	0	x	1	y	x	1
0	0	1	1	0	1	1	1	0	x	1	x	x	0
0	1	0	0	0	0	1	0	0	x	x	1	1	x
0	1	0	1	0	1	0	1	0	x	x	0	0	y
0	1	1	0	1	0	0	1	1	x	x	1	x	1
0	1	1	1	1	1	0	0	1	y	x	0	x	1
1	0	0	0	1	1	0	0	x	0	1	x	0	x
1	0	0	1	0	0	1	1	y	1	0	x	1	x
1	1	0	0	1	1	0	1	x	0	x	0	0	x
1	1	0	1	0	1	0	0	x	1	x	0	0	x
0	0	0	0	x	x	x	x	x	x	x	x	x	y
0	0	0	1	x	x	x	x	x	x	x	x	x	x
1	0	1	0	x	x	x	x	x	x	x	x	x	x
1	0	1	1	x	x	x	x	x	x	x	x	x	x
1	1	1	0	x	x	x	x	x	x	x	x	x	x
1	1	1	1	x	x	x	x	x	x	x	x	x	x

iii) K-Map

	00	01	11	10
00	x	x	0	0
01	0	0	1	1
11	x	x	x	x
10	x	x	x	x

$J_A = BC$

	00	01	11	10
00	x	x	x	x
01	x	x	x	x
11	0	1	y	x
10	1	x	x	x

$K_A = x$

	00	01	11	10
00	x	1	1	1
01	0	1	0	1
11	1	0	x	x
10	0	1	x	x

$Y = C\bar{x} + AB\bar{x} + \bar{A}\bar{C}x + Bx$

	00	01	11	10
00	x	x	1	1
01	x	x	x	x
11	x	x	x	x
10	1	0	x	x

$J_B = C + \bar{x}$

	00	01	11	10
00	x	x	x	x
01	1	0	0	1
11	0	0	x	x
10	x	x	x	x


$K_B = \bar{A}\bar{x}$

AB \ CX	00	01	11	10
00	X	X	X	X
01	1	0	X	X
11	0	0	X	X
10	0	1	X	X


$$J_c = \bar{A}\bar{B} + \bar{B}X$$

AB \ CX	00	01	11	10
00	X	X	0	1
01	X	X	1	1
11	X	X	X	X
10	X	X	X	X

$$J_B = \bar{X} + B$$



08) Design a sequential circuit for diagram shown in figure using JK flip-flop.



i) state Table

present state	Next state		output z
	x=0	x=1	
a	a	b	0
b	a	c	0
c	d	c	0
d	a	e	0
e	a	b	1

ii) Transition state Table

present state			Next state		Output Y
A	B	C	x=0	x=1	
			$A^1 B^1 C^1$	$A^1 B^1 C^1$	
0	0	0	0 0 0	0 0 1	0
0	0	1	0 0 0	0 1 0	0
0	1	0	0 1 1	0 1 0	0
0	1	1	0 0 0	1 0 0	0
1	0	0	0 0 0	0 0 1	1

ii) K-Map

	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	x	x	x	x
10	0	0	x	x

$D_A = BCx$

	00	01	11	10
00	0	0	1	0
01	1	1	0	0
11	x	x	x	x
10	0	0	x	x


$D_B = B\bar{c} + \bar{B}c x$

	00	01	11	10
00	0	1	0	0
01	1	0	0	0
11	x	x	x	x
10	0	1	x	x

$D_C = B\bar{c}\bar{x} + \bar{B}\bar{c}x$


	00	01	11	10
0	0	0	0	0
1	1	x	x	x

$Y = A$



06) Design a synchronous counter for

4 → 6 → 7 → 3 → 1 → 4 avoid lockout condition use JK type design.




0, 2, 5 are lock out use should avoid using dont care

These states 5, 2 and 0 are forced to go into 6, 3 & 1 states respectively to avoid lockout condition.


i) Transition state table

present state			Next state			J_A	K_A	J_B	K_B	J_C	K_C
A	B	C	A^+	B^+	C^+						
0	0	0	0	0	1	0	x	0	x	1	x
0	0	1	1	0	0	1	x	0	x	x	1
0	1	0	0	1	1	0	x	x	0	1	x
0	1	1	0	0	1	0	x	x	1	x	0
1	0	0	1	1	0	x	0	1	x	0	x
1	0	1	1	1	0	x	0	1	x	x	1
1	1	0	1	1	1	x	0	0	x	1	x
1	1	1	0	1	1	x	1	0	x	x	0


i) K-Map




$J_A = BC$




$K_A = BC$




$J_B = A$




$K_B = C$




$J_C = B + \bar{A}$




$K_C = \bar{B}$



or) construct the state table for state diagram.




present state	Next state		output	
	x=0	x=1	x=0	x=1
Q _A Q _B	Q _A ⁺ Q _B ⁺	Q _A ⁺ Q _B ⁺	Z	Z
A	A	B	1	0
B	C	A	1	0
C	A	C	0	1



ANS

present state	Next state		output z
	x=0	x=1	
Q _A Q _B	Q _A ⁺ Q _B ⁺	Q _A ⁺ Q _B ⁺	
A	A	C	0
B	B	A	0
C	D	C	1
D	B	D	0



present state	Next state		output	
	x=0	x=1	x=0	x=1
Q _A Q _B	Q _A ⁺ Q _B ⁺	Q _A ⁺ Q _B ⁺	z	z
A	A	B	0	1
B	C	B	0	0
C	C	D	0	1
D	D	A	0	0

Design of Synchronous counter:

01. Determine the number of flip flops needed. If n represents number of flip flops
 $2^n \geq$ number of states in the Counter.
02. choose the type of flip-flops to be used.
03. using excitation table for selected flip-flop determine the excitation table for the Counter.
04. use k-Map or any other simplification method to derive the flip-flop input functions
05. Draw the logic diagram.

Information required for designing synchronous circuit:

Truth table for SR.

S	R	Q	Q _{n+1}
0	0	0	0
		1	1
(No change)			
0	1	0	0
		1	0
(Reset)			
1	0	0	1
		1	1
(Set)			
1	1	0	1*
		1	1*

Excitation Table

Q	Q _{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Characteristic Eqⁿ for SR.

S	RQ			
	00	01	10	11
0	0	1	0	0
1	1	1	X	X

$Q^+ = S + \bar{R}Q$

Truth Table for JK.

J	K	Q	Q _{n+1}
0	0	0	0
		1	1
0	1	0	0
		1	0 (Reset)
1	0	0	1
		1	1 (Set)
1	1	0	1 (Toggle state)
		1	0

Excitation Table

Q	Q _{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Characteristic Eqⁿ

J	K	Q _n	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

$Q^+ = J\bar{Q} + \bar{K}Q$

Excitation Table for T

Q	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Q	T	Q ⁺
0	0	0
0	1	1
1	0	0
1	1	1

$Q^+ = TQ + \bar{T}\bar{Q}$

Excitation Table for D

Q	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Q	D	Q ⁺
0	0	0
0	1	1
1	0	0
1	1	1

$Q^+ = D$

01. Design of a Synchronous MOD-6 Counter using clocked JK Flip-flop.

(1) mod-6 \implies 000 to 101

we require 3 flip flop.

$$2^n \geq m$$

$$2^3 = 8 \geq 6$$

Hence condition satisfies

now we have to design.

Step 2: JK flip-flop

Step 3:

present state			Next state			flip-flop Inputs		
Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	$J_A K_A$	$J_B K_B$	$J_C K_C$
0	0	0	0	0	1	0 X	0 X	1 X
0	0	1	0	1	0	0 X	1 X	X 1
0	1	0	0	1	1	0 X	X 0	1 X
0	1	1	1	0	0	1 X	X 1	X 1
1	0	0	1	0	1	X 0	0 X	1 X
1	0	1	0	0	0	X 1	0 X	X 1
1	1	0	X	X	X	X X	X X	X X
1	1	1	X	X	X	X X	X X	X X

Step 4: k-map simplification for flip-flop inputs.

For J_A

$Q_B Q_C$	00	01	11	10
Q_A 0	0	0	1	0
1	X	X	X	X

$(J_A = Q_B Q_C)$

For K_A

$Q_B Q_C$	00	01	11	10
Q_A 0	X	X	X	X
1	0	1	X	X

$(K_A = Q_C)$

For J_B

$Q_B Q_C$	00	01	11	10
Q_A 0	0	1	X	X
1	0	0	X	X

$(J_B = \bar{Q}_A Q_C)$

For K_B

$Q_B Q_C$	00	01	11	10
Q_A 0	X	X	1	0
1	X	X	X	X

$(K_B = Q_C)$

For J_C

$Q_B Q_C$	00	01	11	10
Q_A 0	1	X	X	1
1	1	X	X	X


$(J_C = 1)$

For K_C

$Q_B Q_C$	00	01	11	10
Q_A 0	X	1	1	X
1	X	1	X	X

$(K_C = 1)$

Step 06 :



Q2. Design a Synchronous mod-6 counter using SR flip-flop.

Step 01 : Mod 6 (0-5) 000-101

$$2^n \geq N$$


$$2^3 \geq 6$$

$$8 \geq 6$$

Step 02 : SR flip flop.

Step 03 : Excitation table.


Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	$S_A R_A$	$S_B R_B$	$S_C R_C$
0	0	0	0	0	1	0x	0x	10
0	0	1	0	1	0	0x	10	01
0	1	0	0	1	1	0x	x0	10
0	1	1	1	0	0	10	01	01
1	0	0	1	0	1	x0	0x	10
1	0	1	0	0	0	01	0x	01
1	1	0	x	x	x	xx	xx	xx
1	1	1	x	x	x	xx	xx	xx



$Q_A Q_B Q_C$		For S_A				For S_B				For S_C			
		00	01	11	10	00	01	11	10	00	01	11	10
0	0	0	0	1	0	0	1	0	X	0	0	0	1
0	1	X	0	X	X	0	0	X	X	1	0	X	X
1	0	X	X	0	X	X	0	1	0	0	1	1	0
1	1	0	1	X	X	1	X	X	X	1	1	X	X

$S_A = Q_B Q_C$ $S_B = \bar{Q}_A \bar{Q}_B Q_C$ $S_C = \bar{Q}_C$
 $R_A = \bar{Q}_B Q_C$ $R_B = Q_B Q_C$ $R_C = Q_C$

step 05:



(CLK) $\square \square \square$

03) Design a synchronous mod-6 counter using T flip flop.


Step 01: (0-5)

$2^3 \geq N$

$8 \geq 6$


Step 02: T-flip-flop

Step 03: Excitation Table.




Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	T_A	T_B	T_C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	0	0	0	1	0	1
1	1	0	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x

Step 04:



Step 05:




04) Design a synchronous mod-6 counter using D flip-flop.

Step 01: (0-5)

$$2^3 \geq N$$

$$8 \geq 6.$$



Step 02: D flip-flop

Step 1	present state			New state			D flip-flop		
	Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	D_A	D_B	D_C
	0	0	0	0	0	1	0	0	1
	0	0	1	0	1	0	0	1	0
	0	1	0	0	1	1	0	1	1
	0	1	1	1	0	0	1	0	0
	1	0	0	1	0	1	1	0	1
	1	0	1	0	0	0	0	0	0
	1	1	0	x	x	x	x	x	x
	1	1	1	x	x	x	x	x	x

Step 2

$Q_B Q_C$

Q_A	00	01	11	10
0	0	0	1	0
1	1	0	x	x

$D_A = Q_A \bar{Q}_C$

$Q_B Q_C$

Q_A	00	01	11	10
0	0	1	0	1
1	0	0	x	x


$D_B = \bar{Q}_A \bar{Q}_B Q_C + Q_B \bar{Q}_C$

$Q_B Q_C$

Q_A	00	01	11	10
0	1	0	0	1
1	1	0	x	x

$D_C = \bar{Q}_C$

Step 05:



05. Design a synchronous decade counter using D-flip flop

- Mod 10 (decade)

$2^N \geq 10$


$2^4 \geq 10$

$16 \geq 10$

- D flip flop

- Excitation table.

Q_D	Q_C	Q_B	Q_A	Q_{D+1}	Q_{C+1}	Q_{B+1}	Q_{A+1}	D_D	D_C	D_B	D_A
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	0
0	0	1	0	0	0	1	1	0	0	1	1
0	0	1	1	0	1	0	0	0	1	0	0
0	1	0	0	0	1	0	1	0	1	0	1
0	1	0	1	0	1	1	0	0	1	1	0
0	1	1	0	0	1	1	1	0	1	1	1
0	1	1	1	1	0	0	0	1	0	0	0
1	0	0	0	1	0	0	1	1	0	0	1
1	0	0	1	x	x	x	x	x	x	x	x
1	0	1	0	x	x	x	x	x	x	x	x
1	0	1	1	x	x	x	x	x	x	x	x
1	1	0	0	x	x	x	x	x	x	x	x
1	1	0	1	x	x	x	x	x	x	x	x
1	1	1	0	x	x	x	x	x	x	x	x
1	1	1	1	x	x	x	x	x	x	x	x



$Q_D \backslash Q_C Q_A$	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	X	X	X	X
10	1	0	X	X

$$D_D = Q_D \bar{Q}_A + Q_A Q_B Q_C$$

$Q_D \backslash Q_C Q_A$	00	01	11	10
00	0	0	1	0
01	1	1	0	1
11	X	X	X	X
10	0	0	X	X

$$D_C = \bar{Q}_B Q_C + Q_C \bar{Q}_A + \bar{Q}_C Q_A Q_B$$


$Q_D \backslash Q_C Q_A$	00	01	11	10
00	0	1	0	1
01	0	1	0	1
11	X	X	X	X
10	0	0	X	X

$$D_B = \bar{Q}_D Q_B Q_A + \bar{Q}_D Q_B \bar{Q}_A$$

$Q_D \backslash Q_C Q_A$	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	X	X	X	X
10	1	0	X	X

$$D_A = \bar{Q}_A$$

Steps:



Q6) Design a synchronous to count from 0000-1001 using JK flip flop

0000-1001


0-9

$2^4 \geq 9$

$16 \geq 9$

JK flip flop

Q_A	Q_B	Q_C	Q_D	Q_A^*	Q_B^*	Q_C^*	Q_D^*	$J_A K_A$	$J_B K_B$	$J_C K_C$	$J_D K_D$
0	0	0	0	0	0	0	1	0x	0x	0x	1x
0	0	0	1	0	0	1	0	0x	0x	1x	x1
0	0	1	0	0	0	1	1	0x	0x	x0	1x
0	0	1	1	0	1	0	0	0x	1x	x1	x1
0	1	0	0	0	1	0	1	0x	x0	0x	1x
0	1	0	1	0	1	1	0	0x	x0	1x	x1
0	1	1	0	0	1	1	1	0x	x0	x0	1x
0	1	1	1	1	0	0	0	1x	x1	x1	x1
1	0	0	0	1	0	0	1	x0	0x	0x	1x
1	0	0	1	0	0	0	0	x1	0x	0x	x1
1	0	1	0	x	x	x	x	xx	xx	xx	xx
1	0	1	1	x	x	x	x	xx	xx	xx	xx
1	1	0	0	x	x	x	x	xx	xx	xx	xx
1	1	0	1	x	x	x	x	xx	xx	xx	xx
1	1	1	0	x	x	x	x	xx	xx	xx	xx
1	1	1	1	x	x	x	x	xx	xx	xx	xx




	00	01	11	10		00	01	11	10		00	01	11	10		00	01	11	10
00	0	0	0	0	00	0	0	1	0	00	0	1	x	x	00	1	x	x	1
01	0	0	1	0	01	x	x	x	x	01	0	1	x	x	01	1	x	x	1
11	x	x	x	x	11	x	x	x	x	11	x	x	x	x	11	x	x	x	x
10	x	x	x	x	10	0	0	x	x	10	0	0	x	x	10	1	x	x	x

$J_A = R_B R_C R_D$ $J_B = R_C R_D$ $J_C = \bar{Q}_A R_D$ $J_D = \bar{Q}_B$

	00	01	11	10		00	01	11	10		00	01	11	10		00	01	11	10
00	x	x	x	x	00	x	x	x	x	00	x	1	1	x	00	x	1	1	x
01	x	x	x	x	01	0	0	1	0	01	x	1	1	0	01	x	1	1	x
11	x	x	x	x	11	x	x	x	x	11	x	x	x	x	11	x	x	x	x
10	0	1	x	x	10	x	x	x	x	10	x	x	x	x	10	x	1	x	x


$K_A = R_D$ $K_B = R_C R_D$ $K_C = R_D$ $K_D = R_D$

Step 05:



07) Design a counter with the sequence 0, 1, 3, 7, 6, 4, 0

- $n = 3$
- $2^n \geq N$
- $8 \geq 7$
- JK flip flop
- Excitation Table.



Q_A	Q_B	Q_C	Q_A^*	Q_B^*	Q_C^*	$J_A K_A$	$J_B K_B$	$J_C K_C$
0	0	0	0	0	1	0X	0X	1X
0	0	1	0	1	1	0X	1X	X0
0	1	0	X	X	X	XX	XX	XX
0	1	1	1	1	1	1X	X0	X0
1	0	0	0	0	0	X1	0X	0X
1	0	1	X	X	X	XX	XX	XX
1	1	0	1	0	0	X0	X1	0X
1	1	1	1	1	0	X0	X0	X1

$Q_B Q_C$

Q_A	00	01	11	10
0	0	0	1	X
1	X	X	X	X

$$J_A = Q_B$$

$Q_B Q_C$

Q_A	00	01	11	10
0	0	1	X	X
1	0	X	X	X

$$J_B = Q_C$$

$Q_B Q_C$

Q_A	00	01	11	10
0	1	X	X	X
1	0	X	X	0

$$J_C = \bar{Q}_A$$

$Q_B Q_C$

Q_A	00	01	11	10
0	X	X	X	X
1	1	X	0	0

$$K_A = \bar{Q}_B$$

$Q_B Q_C$

Q_A	00	01	11	10
0	X	X	0	X
1	X	X	0	1


$$K_B = \bar{Q}_C$$

$Q_B Q_C$

Q_A	00	01	11	10
0	X	0	0	X
1	X	X	1	X


$$K_C = Q_A$$

Step-05:



8. using positive Edge triggering SR flip-flop design a counter which converts in the following sequence
 000, 111, 110, 101, 100, 011, 010, 001, 000

- $2^3 \geq N$
- $8 \geq 8$.
- SR flip-flop
- Excitation table.



Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	$S_A R_A$	$S_B R_B$	$S_C R_C$
0	0	0	1	1	1	10	10	10
0	0	1	0	0	0	0X	0X	01
0	1	0	0	0	1	0X	01	10
0	1	1	0	1	0	0X	X0	01
1	0	0	0	1	1	01	10	10
1	0	1	1	0	0	X0	0X	01
1	1	0	1	0	1	X0	01	10
1	1	1	1	1	0	X0	X0	01

	$Q_B Q_C$	00	01	11	10
Q_A	0	1	0	0	0
	1	0	X	X	X

$S_A = \bar{Q}_A \bar{Q}_B \bar{Q}_C$

	$Q_B Q_C$	00	01	11	10
Q_A	0	1	0	X	0
	1	0	0	X	0

$S_B = \bar{Q}_B \bar{Q}_C$

	$Q_B Q_C$	00	01	11	10
Q_A	0	1	0	0	1
	1	1	0	0	1

$S_C = \bar{Q}_C$

	$Q_B Q_C$	00	01	11	10
Q_A	0	0	X	X	X
	1	1	0	0	0


$R_A = Q_A \bar{Q}_B \bar{Q}_C$

	$Q_B Q_C$	00	01	11	10
Q_A	0	0	X	0	1
	1	0	X	X	1

$R_B = Q_B \bar{Q}_C$

	$Q_B Q_C$	00	01	11	10
Q_A	0	0	1	1	0
	1	0	1	1	0

$R_C = Q_C$



Q9.) Design a synchronous counter using JK flip-flop to count the following sequence. 7, 4, 3, 1, 6, 0, 7.

- $N=6$.
- $2^n \geq 6$.
- $2^3 \geq 6$
- $8 \geq 6$.

- JK flip-flop

- Excitation table

Q_A	Q_B	Q_C	Q_A^*	Q_B^*	Q_C^*	$J_A K_A$	$J_B K_B$	$J_C K_C$
0	0	0	1	1	1	1 X	1 X	1 X
0	0	1	1	1	0	1 X	1 X	X 1
0	1	0	X	X	X	X X	X X	X X
0	1	1	0	0	1	0 X	X 1	X 0
1	0	0	0	1	1	X 1	1 X	1 X
1	0	1	X	X	X	X X	X X	X X
1	1	0	0	0	0	X 1	X 1	0 X
1	1	1	1	0	0	X 0	X 1	X 1

$Q_A Q_C$	00	01	11	10
Q_A	0	1	0	x
1	x	x	x	x

$J_A = \bar{Q}_B$

$Q_B Q_C$	00	01	11	10
Q_B	0	1	x	x
1	1	x	x	x

$J_B = 1$

$Q_B Q_C$	00	01	11	10
Q_B	0	x	x	x
1	1	x	x	0

$J_C = \bar{Q}_B$

$Q_A Q_C$	00	01	11	10
Q_A	0	x	x	x
1	1	x	0	1

$K_A = \bar{Q}_C$


$Q_A Q_C$	00	01	11	10
Q_A	0	x	x	1
1	x	x	1	1

$K_B = 1$

$Q_B Q_C$	00	01	11	10
Q_B	0	x	1	x
1	x	x	1	x

$K_C = \bar{Q}_B + Q_A$

Design:




10) Design and implement a synchronous decade counter using T flip flop. draw the timing diagram

Step:01 :- $N=10$
 $2^n \geq 10$
 $2^4 \geq 10$
 $16 \geq 10$

Step:02: T flip flop.

Step:03: Excitation table.



Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	$J_A K_A$	$J_B K_B$	$J_C K_C$
0	0	0	0	0	1	0x	0x	1x
0	0	1	0	1	0	0x	1x	x1
0	1	0	0	1	1	0x	x0	1x
0	1	1	1	0	0	1x	x1	x1
1	0	0	1	0	1	x0	0x	1x
1	0	1	1	1	0	x0	1x	x1
1	1	0	1	1	1	x0	x0	1x
1	1	1	0	0	0	x1	x1	x1

$Q_B Q_C$

Q_A	00	01	11	10
0	0	0	1	0
1	x	x	x	x

$$J_A = Q_B Q_C$$

$Q_B Q_C$

Q_A	00	01	11	10
0	x	x	x	x
1	0	0	1	0

$$K_A = Q_B Q_C$$

$Q_B Q_C$

Q_A	00	01	11	10
0	0	1	x	x
1	0	1	x	x

$$J_B = Q_C$$

$Q_B Q_C$

Q_A	00	01	11	10
0	x	x	1	0
1	x	x	1	0

$$K_B = Q_C$$

$Q_B Q_C$


Q_A	00	01	11	10
0	1	x	x	1
1	1	x	x	1

$$J_C = 1$$

$Q_B Q_C$

Q_A	00	01	11	10
0	x	1	1	x
1	x	1	1	x

$$K_C = 1$$



Design and implement a synchronous 3 bit up/down counter using JK flip flop.

$n \geq 8$

JK flip flop.

Excitation table.

M	present state			Next state			$J_A K_A$	$J_B K_B$	$J_C K_C$
	A	B	C	A'	B'	C'			
0	0	0	0	0	0	1	0x	0x	1x
0	0	0	1	0	1	0	0x	1x	x1
0	0	1	0	0	1	1	0x	x0	1x
0	0	1	1	1	0	0	1x	x1	x1
0	1	0	0	1	0	1	x0	0x	1x
0	1	0	1	1	1	0	x0	1x	x1
0	1	1	0	1	1	1	x0	x0	1x
0	1	1	1	0	0	0	x1	x1	x1
1	0	0	0	1	1	1	1x	1x	1x
1	0	0	1	0	0	0	0x	0x	x1
1	0	1	0	0	0	1	0x	x1	1x
1	0	1	1	0	1	0	0x	x0	x1
1	1	0	0	0	1	1	x1	1x	1x
1	1	0	1	1	0	0	x0	0x	x1
1	1	1	0	1	0	1	x0	x1	1x
1	1	1	1	1	1	0	x0	x0	x1

Step 04

	$\overline{Q_B} \overline{Q_C}$	00	01	11	10
$\overline{Q_A}$	00	0	0	1	0
01	x	x	x	x	
11	x	x	x	x	
10	1	0	0	0	



$J_A = \overline{M} \overline{Q_B} \overline{Q_C} + \overline{M} Q_B \overline{Q_C}$

	$\overline{Q_B} \overline{Q_C}$	00	01	11	10
$\overline{Q_A}$	00	0	1	x	x
01	0	1	x	x	
11	1	0	x	x	
10	1	0	x	x	

$J_B = \overline{M} \overline{Q_C} + \overline{M} Q_C$

	$\overline{Q_B} \overline{Q_C}$	00	01	11	10
$\overline{Q_A}$	00	1	x	x	1
01	1	x	x	1	
11	1	x	x	1	
10	1	x	x	1	

$J_C = 1$




13) Design a Mod 4 synchronous down counter using SR flip-flop

$2 \geq 4$


SR flip-flop


Excitation Table



present state		Next state		SR flip flop.	
Q_A	Q_B	Q_A^*	Q_B^*	$S_A R_A$	$S_B R_B$
1	1	1	0	X 0	0 1
1	0	0	1	0 1	1 0
0	0	0	0	0 X	0 1
1	1	1	1	1 0	1 0

K-Map:





14) Design synchronous Mod-6 counter using D-flip flop to generate the sequence 0, 2, 3, 6, 5, 1, 0, ...

$2^3 \geq 6$


$8 \geq 6$

D flip flop


Excitation Table

present state			Next state			D-flip-flop		
Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	D_A	D_B	D_C
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	0
0	1	0	0	1	1	0	1	1
0	1	1	1	1	0	1	1	0
1	0	0	X	X	X	X	X	X
1	0	1	0	0	1	0	0	1
1	1	0	1	0	1	1	0	1
1	1	1	X	X	X	X	X	X


K-Map




$D_A = Q_B Q_C + Q_B Q_A$



$D_B = \bar{Q}_B \bar{Q}_C + \bar{Q}_A Q_B$



$D_C = Q_B \bar{Q}_C + Q_A$



Mealy and Moore Model:

In Synchronous or clocked Sequential circuits, clocked flip flop's are called as a memory Elements, which changes their individual states in synchronism with the periodic clock signal. Therefore, the change in statics of flip-flop's and change in state of the entire circuit occurs at the transition of the clock signal. The states of the output of the flip-flop in the sequential circuit gives the state of the Sequential circuit.

Present state: The status of state variables, at some time, 't' before the next clock edge, represent condition called present state

Next state: The status of state variables, at some time, 't+1' represents a condition called Next state.

The Synchronous or clocked sequential circuits are represented by two models.

- 1) Moore Model: The output depends only on the present state of the flip flops.
- 2) Mealy Model: The output depends on both the present state of the flip flops and on the inputs.

Moore Model:

* Figure (a) shows the Sequential circuit which consists of two JK flip flop's and AND Gate. The circuit has one input 'x' & one

output 'y'

- * As shown in the figure (a), input is used to determine the output of the flip flop. It is not used to determine the output. The output is derived using only present states of the flip-flops
- * In general form the Moore model can be represented with its block schematic as shown in figure (b) & (c)




figure (a) Example of Moore Model.




figure (b) Moore Model.




figure (c) Moore circuit model with an output decoder

* In the Moore Model, an output depends only on present state of flipflop's, it appears only after the clock pulse is applied, i.e., it varies in synchronism with the clock input.

Mealy Model:

* When the output of the sequential circuit depends on both the present state of flip flop's and on the inputs, the Sequential ckt is referred to as Mealy model.

* figure (a) shows the sample Mealy model, the output of the circuit is derived from the combination of present state of flip flops and inputs of the circuit.




figure (a) Example of Mealy Model

* As shown the above figure, we can easily realize that change in the input within, we can easily realize that changes in the input within the clock pulses can not affect the state of the flip flop. However, they can affect the output of the circuit.

* In general form the Mealy model can be represented with its block schematic as shown in figure (b).




figure (b) Mealy circuit Model.

Moore v/s Mealy Model:

Moore Model	Mealy Model
1) It's output is a function of present state only	1) It's output is a function of present state as well as present input
2) Input changes does not affect the output.	2) Input changes may affect the output of the circuit
3) Moore model requires more number of states for implementing some functions	3) It requires less number of states for implementing same function.

State Machine Notations:

* In the state machine, the Boolean variables have different names according to their generation plane.

Input Variables: All variables that originate outside the sequential machine are called input variables.

output Variables: All variables that exit the sequential machine are called output variables.

State Variables: The output of flip flop's defines the state of a sequential machine. Therefore, the state variables are flip flop's

Excitation Variables: Excitation variables are the inputs to the flip

flips Excitation Variables are Generated by the input combinations logic operating on the state variables and input variables.

State and State Variables:

* State is defined by the output of flip-flops. In the state Machine, state variables and states are related by the expression

$$2^x = y$$

where,

x = number of state variables

y = Maximum number of possible states

The x state variables can represent a Maximum of 16 states.

Present state and Next state:

* In state Machines, it is necessary to distinguish state variables before and after the clock pulse. state variable 'A' can be represented as A^- before the arrival of a clock pulse and as A^+ after the arrival of a synchronizing clock pulse. The idea of present state and next state illustrated in figure (a).




figure (a) illustrating present state and Next state.

present state: The status of all state variables, at some time t , before the next clock edge, represents condition called present state.

Next state: The status of all state variables, at some time, $t+1$, represents a condition called Next state.

state diagram: state diagram is a pictorial representation of a behaviour of a sequential circuit.


Mealy Model: * figure (a) shows a state diagram; the state is represented by the circle (a, b, c, d) states

* Transition between states is indicated by directed lines connecting the circles

* A directed line connecting the circle with itself indicates that next state is same as present state.

* Binary number inside the each circle identifies the state represented by the circle


$$\frac{x}{y} = \frac{\text{input value}}{\text{output value}}$$



Moore Model:

* In this directed lines are labelled with only one binary number representing the state of the input, that causes the transition.

* The output state is indicated within the circle, below the present state because output state depends only on the present state



State table:

* Although the state diagram provides a description of the behaviour of a sequential circuit that is easy to understand, to proceed with the implementation of the circuit, it is convenient to translate the information contained in the state diagram into a tabular form called state synthesis table or simply state table.

Mealy Model state table:

Present state	Next state		output	
	X=0 AB	X=1 AB	X=0 Y	X=1 Y
a	a	c	0	0
b	b	a	0	0
c	d	c	0	1
d	b	d	0	0

* This table shows the state table for the state diagram of Mealy. It represents relationship between input, output and flip flop state.

* It consists of three sections labeled present state & output.

Moore Model state table:

Present state	Next state		output Y
	X=0 AB	X=1 AB	
a	a	c	0
b	b	a	0
c	d	c	1
d	b	d	0

* In case of Moore circuit the output section has only one column since output does not depend on input.

Transition table:

* A transition table takes the state table one step further. The state diagram and state table represent state using symbols or names. In the transition table specific state variable values are assigned to each state.

* Assignment of values to state variables is called state assignment.

Transition table of Mealy Model:

present state	Next state		output	
	X=0	X=1	X=0	X=1
AB	AB	AB	v	Y
00	00	10	0	0
01	01	00	0	0
10	11	10	0	1
11	10	11	0	0

a = 00
b = 01
c = 10
d = 11

Transition table of Moore model:


present state	Next state		output
	X=0	X=1	
AB	AB	AB	Y
00	00	10	0
01	01	00	0
10	11	10	1
11	01	11	0

Synchronous Sequential Circuit Analysis:

- * The behaviour of a sequential network is determined from the inputs the outputs and the states of its flip-flop. Both the inputs and the next state are function of the inputs and the present state.
- * The analysis of Sequential circuit consists of obtaining a table or a diagram for the time sequence of inputs outputs and internal states.
- * The success of analysis or design of sequential network depends largely on the aids and systematic techniques such as transition table, state tables, state diagram & static Equation used in these process

problems:

- 1) Construct the transition table, state table and state diagram for the Mealy sequential circuit given below.



Solution: Consider the Sequential circuit to be analysed as shown above figure

* Let us see the steps to analyze the given synchronous sequential circuit

Step 01: Determine the flip flop input Equation and the output Equations from the Sequential circuit.

$$Z = KQ$$

$$T = KQ + \bar{K}\bar{Q}$$

Step 02: Derive the transition equations using characteristic equation
 the transition Equation for T flip-flop is.

$$Q^+ = T \oplus Q$$

$$Q^+ = (KQ + \bar{K}\bar{Q}) \oplus Q$$

∴ according to circuit
 $T = KQ + \bar{K}\bar{Q}$.

Step 03: plot the transition table

present state Q	Next state		output	
	K=0	K=1	K=0	K=1
	Q ⁺	Q ⁺	Z	Z
a=0	1	0	0	0
b=1	1	0	0	1

Here only 1 flip flop in circuit so d=2 i.e. 2 inputs


Let Q=0 & K=0
 Then $Q^+ = (KQ + \bar{K}\bar{Q}) \oplus Q$
 $= (0 \cdot 0 + 1 \cdot 1) \oplus 0$
 $= 1 \oplus 0$
 $= 1$

Q=1 & K=1
 Then $Q^+ = (KQ + \bar{K}\bar{Q}) \oplus Q$
 $= (1 \cdot 1 + 0 \cdot 0) \oplus 1$
 $= 1 \oplus 1$
 $= 0$


Step 04: Draw the state table

present state	Next state		output	
	K=0	K=1	K=0	K=1
(0) a	b	a	0	0
(1) b	b	a	0	1

Step: 05: Draw state diagram.



2) Construct the transition table, state table and state diagram for the Moore Sequential circuit given below.



Solution

Step 01: Determine the flip-flop input Equations and the output Equations from the Sequential circuit.

$$F = A \oplus B$$

$$J_A = B, \quad K_A = \bar{B}, \quad J_B = \bar{X}, \quad K_B = X \oplus A$$

Step 02: Derive the transition equation.

The transition Equations for JK flip flop's can be derived from the characteristic equation of JK flip flop as follows

$$Q^1 = J\bar{Q} + \bar{K}Q$$

$$A = Q_A^1 = J_A \bar{Q}_A + \bar{K}_A Q_A$$

$$= B \bar{Q}_A + \bar{B} Q_A$$

$$= B \bar{Q}_A + (\bar{X} + \bar{B}) Q_A$$

$$= B \bar{Q}_A + (X + \bar{B}) Q_A$$

where $Q_A = A$

$$Q_B = B$$

$$\bar{Q}_A = \bar{A}$$

$$\bar{Q}_B = \bar{B}$$

$$B = Q_B^1 = J_B \bar{Q}_B + \bar{K}_B Q_B$$

$$= \bar{X} \bar{Q}_B + (X \oplus A) Q_B$$

$$= \bar{X} \bar{B} + (X \oplus A) \cdot B$$


Step:03: Transition Table.

present state	Next state		output
	x=0	x=1	
A B	A' B'	A' B	F = A ⊕ B
0 0	0 1	0 0	0
0 1	1 1	1 0	1
1 0	1 1	1 0	1
1 1	0 0	1 1	0

Step:04: Draw the state table

present state	Next state		output
	x=0	x=1	
A B	A' B'	A' B	F
a	b	a	0
b	d	c	1
c	d	c	1
d	a	d	0

Step:05: Draw state diagram



Q. A sequential circuit with 2 D flip-flops A and B and input x and output y is specified by the following next state and output equations.

$$A(t+1) = Ax + Bx$$

$$B(t+1) = Bx$$


$$Y = (A+B)x$$

(i) Draw the logic diagram of the circuit

(ii) Draw the state table

(iii) Draw the state diagram

(i) Logic diagram of the circuit.



(ii) Transition table.


present state A B	Next state		output	
	x=0 A ^t B ^t	x=1 A ^{t+1} B ^{t+1}	x=0 Y = (A+B)x	x=1
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 0	0 0	1 0	1	0
1 1	0 0	1 0	1	0

Output depends on input
Hence it is a Mealy circuit


(iii) State table

present state	Next state		output Y	
	$x=0$	$x=1$	$x=0$	$x=1$
	$A^+ B^+$	$A^+ B^+$		
a	a	b	0	0
b	a	d	1	0
c	a	c	1	0
d	a	c	1	0

(iv) State diagram



Q9) For the circuit shown in figure, write down the state table and draw the state diagram and analyze the operation.



Solution (i) Inputs for each flip-flop's.

$$J_1 = 1$$

$$K_1 = 1$$

$$J_2 = Q_1 Q_4$$

$$K_2 = Q_1$$

$$J_3 = Q_2 Q_1$$

$$K_3 = Q_2 Q_1$$

$$J_4 = Q_1 Q_2 Q_3$$

$$K_4 = Q_1$$

(ii) transition Equation for each flip-flop.

$$JK = J\bar{Q} + \bar{K}Q$$

$$Q_1^+ = J_1\bar{Q}_1 + \bar{K}_1 Q_1$$

$$= \bar{Q}_1$$

$$Q_2^+ = Q_1 Q_4 \bar{Q}_2 + \bar{Q}_1 Q_2$$

$$Q_3^+ = Q_1 Q_2 \bar{Q}_3 + \bar{Q}_1 Q_3$$

$$= Q_1 Q_2 \bar{Q}_3 + (\bar{Q}_1 + Q_2) Q_3$$

$$Q_4^+ = Q_1 Q_2 Q_3 \bar{Q}_4 + \bar{Q}_1 Q_4$$

(iii) Transition table.


present state				Next state			
Q_4	Q_3	Q_2	Q_1	Q_4^+	Q_3^+	Q_2^+	Q_1^+
0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	1	0
1	0	1	0	1	0	1	1
1	1	0	0	0	1	0	0
1	1	0	1	0	1	0	1
1	1	1	0	1	1	1	1
1	1	1	1	0	0	0	0

iv) State Assignment = To Assign the state to particular sequence
 a=0000, b=0001, c=0010, d=0011, e=0100, f=0101, g=0110, h=0111
 i=1000, j=1001, k=1010, l=1011, m=1100, n=1101, o=1110, p=1111.

v) State table :=


present state	Next state.
a	b
b	a
c	d
d	e
e	f
f	e
g	h
h	i
i	j
j	c
k	l
l	e
m	n
n	g
o	p
p	a

vi) State diagram.



Q5) Analyze the synchronous ckt of the figure (clock not shown but is implicit)

- i) Write down the excitation and sp functions
- ii) from the Excitation and state table
- iii) Give a word description of ckt operation.



Solution: $J_2 = X$, $K_2 = \bar{X}$ and $Z = \bar{X}Q_2 + \bar{Q}_2 Q_1 + Q_2 X$
 $J_1 = Q_2$, $K_1 = \bar{Q}_2$

For JK flip flop $Q^+ = J\bar{Q} + KQ$.

$$\begin{aligned}
 J_2^+ = Q_2^+ &= J_2 \bar{Q}_2 + K_2 Q_2 && Q_2 = Y_2 \\
 &= X \bar{Q}_2 + X Q_2 && Q_1 = Y_1 \\
 &= X \bar{Y}_2 + X Y_2 = X (\bar{Y}_2 + Y_2) = X
 \end{aligned}$$

$$\begin{aligned}
 J_1^+ = Q_1^+ &= J_1 \bar{Q}_1 + K_1 Q_1 \\
 &= Q_2 (\bar{Q}_1 + Q_1) \\
 &= Q_2 (\bar{Y}_1 + Y_1) \\
 &= Q_2
 \end{aligned}$$


iii) Transition state:

Present state $y_2 y_1$	Next state		output	
	$x=0$ $y_2^+ y_1^+$	$x=1$ $y_2^+ y_1^+$	$x=0$	$x=1$
0 0	0 0	1 0	0	1
0 1	0 0	1 0	1	1
1 0	0 1	1 1	1	1
1 1	0 1	1 1	1	0


iv) state table.

present state $y_2 y_1$	Next state		output	
	$x=0$ $y_2^+ y_1^+$	$x=1$ $y_2^+ y_1^+$	$x=0$	$x=1$
a	a	c	0	1
b	a	c	1	1
c	b	d	1	1
d	b	d	1	0

v) state diagram -



6) Give output function, transition table and state diagram by analyzing the sequential circuit shown in figure.



Solution: $S_A = \bar{A}$ $S_B = A\bar{B}$ $X = AB$
 $R_A = A$ $R_B = AB$

ii) characteristics Equation

$$Q_A^+ = S_A + \bar{R}_A Q_A$$

$$= \bar{A} + \bar{A} \bar{A}^0$$

$$= \bar{A}$$

$$Q_B^+ = S_B + \bar{R}_B Q_B$$

$$= A\bar{B} + \bar{A}\bar{B}(B)$$

$$= A\bar{B} + (\bar{A} + \bar{B})B$$

$$= A\bar{B} + \bar{A}B + \bar{B}B^0$$

$$= A \oplus B$$


iii) Transition Table

present state		Next state		output
Q_A	Q_B	Q_A^+	Q_B^+	x
0	0	1	0	0
0	1	1	1	0
1	0	0	1	0
1	1	0	0	1


iv) State Table.

present state		Next state		output.
Q_A	Q_B	Q_A^+	Q_B^+	x
a		c		0
b		d		0
c		b		0
d		a		1

v) State diagram



or) For the logic diagram given in the figure. Derive the Excitation and output Equation ii) write the Next State Equation iii) Construct a transition Table iv) Draw the State diagram.



i) Determine the equation.

$$D_1 = \overline{F_2} \overline{x} = F_2 + x$$

$$D_2 = x F_1$$

$$Z = F_1 \overline{F_2}$$

ii) Transition Equation.

$$Q_1^+ = F_1^+ = D_1 = F_2 + x$$

$$Q_2^+ = F_2^+ = D_2 = x F_1$$


iii) Transition Table

present state		Next state		output
		X=0	X=1	
F ₁	F ₂	F ₁ ⁺ F ₂ ⁺	F ₁ ⁺ F ₂ ⁺	Z
0	0	0	1	0
0	1	1	0	0
1	0	0	1	1
1	1	1	1	0


iv) state Table :

present state	Next state		output
	X=0	X=1	
F ₁ F ₂	F ₁ ⁺ F ₂ ⁺	F ₁ ⁺ F ₂ ⁺	Z
a	a	c	0
b	c	c	0
c	a	d	1
d	c	d	0

v) state diagram.



8.) Analyze the Synchronous sequential circuit shown in figure.



i) Determine the input flip-flop Equation.

$$J_A = B, K_A = B$$

$$J_B = C, K_B = B$$

$$J_C = 1, K_C = 1$$

ii) Transition Equation

$$\begin{aligned} J_A K_A = Q_A^+ &= J_A \bar{Q}_A + \bar{K}_A Q_A \\ &= B \bar{A} + \bar{B} A \\ &= A \oplus B \end{aligned}$$

$$\begin{aligned} J_B K_B = Q_B^+ &= J_B \bar{Q}_B + \bar{K}_B Q_B \\ &= C \bar{B} + \bar{C} B \\ &= C \oplus B \end{aligned}$$

$$\begin{aligned} J_C K_C = Q_C^+ &= J_C \bar{Q}_C + \bar{K}_C Q_C \\ &= \bar{B} \bar{C} + \bar{C} B \\ &= \bar{B} \oplus \bar{C} \end{aligned}$$


iii) Transition Equation table

present state			next state		
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	0	0	0


iv) state table:

present state	Next state
$Q_A Q_B Q_C$	$Q_A^+ Q_B^+ Q_C^+$
a	b
b	c
c	e
d	e
e	f
f	g
g	a
h	a

State diagram



Q) Analyze the following asynchronous circuit



i) $T_A = AB$, $T_B = \bar{A} + B$

ii) Transition equation.

$$T^+ = T \oplus Q$$

$$T_A^+ = (A+B) \oplus A$$

$$T_B^+ = (\bar{A}+B) \oplus B$$


iii) Transition Table

Present state		Next state	
A	B	A ⁺	B ⁺
0	0	0	1
0	1	1	0
1	0	0	0
1	1	0	0


iv) state table.

present state		Next state	
A	B	A ⁺	B ⁺
a		b	
b		c	
c		d	
d		a	

v) state diagram



10) Analyze the following synchronous sequential circuit.



Solution

$$D_A = BC, T_B = 1, T_C = \bar{B}, K_C = \bar{B}$$

Transition Equations

for D $Q^+ = D$

$$Q_A^+ = D_A = B.C$$

for T $Q^+ = T Q$

$$= T_B Q_B$$

$$= 1 Q_B$$

for K $Q^+ = T_C \bar{Q}_C + \bar{K}_C Q_C$

$$= \bar{B} \bar{Q}_C + \bar{B} Q_C$$

$$= \bar{B} \bar{C} + BC$$


Transition Table:

present state			Next state		
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+
0	0	0	0	1	1
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	1
1	0	0	0	1	1
1	0	1	0	1	0
1	1	0	0	0	0
1	1	1	1	0	1


State Table

present state			Next state		
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+
a				d	
b				c	
c				a	
d				b	
e				d	
f				c	
g				a	
h				b	

state diagram



Analyse the following Synchronous Sequential circuit.



Solution i) $J_A = \bar{B}$, $K_A = 1$, $J_B = A+B$, $K_B = 1$, $J_C = \bar{A}B$, $K_C = 1$

ii) Transition Eqⁿ

$$\begin{aligned} Q_A^+ &= J_A K_A = J_A \bar{Q}_A + \bar{K}_A Q_A \\ &= \bar{B} \bar{A} + \bar{1} A \\ &= \bar{B} \bar{A} + 0 \\ &= \bar{B} \bar{A} \end{aligned}$$

$$\begin{aligned} Q_B^+ &= J_B K_B = J_B \bar{Q}_B + \bar{K}_B Q_B \\ &= (A+B) \bar{B} + \bar{1} Q_B \\ &= (A+B) \bar{B} \end{aligned}$$

$$\begin{aligned} Q_C^+ &= J_C K_C = J_C \bar{Q}_C + \bar{K}_C Q_C \\ &= \bar{A} B \bar{C} + 0 C \\ &= \bar{A} B \bar{C} \end{aligned}$$

iii) Transition Table

present state			Next state		
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+
0	0	0	1	0	0
0	0	1	1	0	0
0	1	0	0	0	1
0	1	1	0	0	0
1	0	0	0	1	0
1	0	1	0	1	0
1	1	0	0	0	0
1	1	1	0	0	0

iv) State Assignment


$a = 000$, $b = 001$, $c = 010$, $d = 011$, $e = 100$

$f = 101$, $g = 110$, $h = 111$.


state table

Present state			Next state		
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+
a			e		
b			e		
c			b		
d			a		
e			c		
f			c		
g			a		
h			a		

state diagram



12.) Analyze the following synchronous sequential circuit.



Solution: $J_A = BC$, $K_A = 1$, $J_B = c$, $K_B = c$, $J_C = \bar{A}$, $K_C = 1$

ii) Transition Equation.

$$\begin{aligned}
 J_A K_A = Q_A^+ &= J_A \bar{Q}_A + \bar{K}_A Q_A \\
 &= BC \bar{A} + \bar{1} A \\
 &= BC \bar{A} + 0 \\
 &= BC \bar{A}
 \end{aligned}$$

$$\begin{aligned}
 J_B K_B = Q_B^+ &= J_B \bar{Q}_B + \bar{K}_B Q_B \\
 &= c \bar{B} + \bar{c} B \\
 &= c \bar{B} + \bar{c} B \\
 &= c \oplus B
 \end{aligned}$$

$$\begin{aligned}
 J_c K_c = Q_c^t &= J_c \bar{Q}_c + K_c Q_c \\
 &= \bar{1} \bar{c} + 1 c \\
 &= \bar{a} \bar{c}
 \end{aligned}$$


iii) Transition Table.

present state			Next state		
Q _A	Q _B	Q _C	Q _A ^t	Q _B ^t	Q _C ^t
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	0	0


iv) State Table

present state			Next state		
Q _A	Q _B	Q _C	Q _A ^t	Q _B ^t	Q _C ^t
a			b		
b			c		
c			d		
d			e		
e			a		
b			c		
g			e		
h			a		

v) state diagram.



13) Analyze the following Synchronous Sequential circuit.



Solution:

$$S_A = B\bar{C}, R_A = BC, S_B = \bar{B}C, R_B = AB, S_C = \bar{B}, R_C = B$$

Transition Equation

$$Q^+ = S + \bar{R}Q$$

$$Q_A^+ = BC + \bar{B}\bar{C}Q_A$$

$$= BC + (\bar{B} + \bar{C})A$$

$$Q_B^+ = S_B + \bar{R}_B Q_B$$

$$= \bar{B}C + (\bar{A}\bar{B})B$$

$$= \bar{B}C + (\bar{A} + \bar{B})B$$

$$Q_C^+ = S_C + \bar{R}_C Q_C$$

$$= \bar{B} + \bar{B}C$$

$$= \bar{B}(1 + C)$$

$$= \bar{B}$$

Transition Table

present state			Next state		
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+
0	0	0	0	0	1
0	0	1	0	1	1
0	1	0	1	1	0
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	1	1	1
1	1	0	1	0	0
1	1	1	1	0	0

iv) state Assignment.


$$a = 000, b = 001, c = 010, d = 011, e = 100$$

$$f = 101, g = 110, h = 111.$$


3) state table

Present state			Next state		
Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+
a			b		
b			d		
c			g		
d			e		
e			f		
f			h		
g			e		
h			e		

4) state diagram



11) Give the Excitation for D flip-flop.



Solution $D_A = \bar{Q}_C$, $D_B = Q_A$, $D_C = Q_B$

Transition Equation

$$Q_A^+ = D_A^+ = \bar{Q}_C = \bar{c}$$

$$Q_B^+ = D_B^+ = Q_A = a$$

$$Q_C^+ = D_C^+ = Q_B = b$$

Excitation Table for D

Q	Q^+	D
0	0	0
0	1	1
1	0	0
1	1	1

Transition table

present state			Next state		
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+
0	0	0	1	0	0
0	0	1	0	0	0
0	1	0	1	0	1
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	1	0
1	1	0	1	1	1
1	1	1	0	1	1

Excitation table

present state			Next state			Step input		
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	D_A	D_B	D_C
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	0	0	0
0	1	0	1	0	1	1	0	1
0	1	1	0	0	1	0	0	1
1	0	0	1	1	0	1	1	0
1	0	1	0	1	0	0	1	0
1	1	0	1	1	1	1	1	1
1	1	1	0	1	1	0	1	1

Introduction To Digital Principles

Classification of Electronic Circuits


Based on type of signals they process

- 1) Analog Electronic Circuits
- 2) Digital Electronic Circuits

Analog Electronic Circuits

These circuits are designed for use with (small signals) analog signals. It exhibits linear operation.

Ex: Voltage Amplifier.



The o/p is the faithful amplified version of the i/p voltage signal.

Analog Components: Resistors, capacitors etc

Digital Electronics Circuits:

* These circuits are used with large signals. It exhibits non-linear operation.

Ex: Remote Control Circuit for automatic switching of a light.

* The signal is the current from a light sensing circuit. The o/p signal is 'ON' or 'OFF'. It is not an amplified version of the i/p signal.

@ Analog signal: It is a continuously varying signal & all possible values are represented.

* The o/p is linearly proportional to the i/p.

* All naturally occurring physical phenomena are analog signals. Ex: Audio signals, sine wave, etc Temp, pressure

velocity, are signals that take all possible values b/w given limits.

(b) Digital Signal:

The signal that can have only two discrete values is called digital signal.

Ex: Square wave.

- * An electronic ckt that is designed for two state operation is called digital circuit.
- * An electronic ckt that handle only digital signal, it operates on only two states, i.e., 0 or 1, & on or off, True or false, Low or high.

Features of Digital Circuits


→ In digital circuits and subsystems both i/p & o/p are digital signals.

* Advantages are:-

- DC elements usually operate in one of the 2 states - ON/OFF states which results in simple circuit.
- DC are highly reliable, extremely small in size & cost very less.
- DC needs knowledge of Boolean Algebra i.e. simple & easy to understand.

Digital circuits analysed practically.

- Signals around us are analog which are difficult to process.
- So we convert analog signal to digital using ADC circuit.
- The digital signal is processed in a digital circuit.
- The digital o/p signal is converted back to analog signal using DAC circuit.



Binary System: Digital circuits involve 2 possible states.

- A system having only 2 states is said to be binary [bin].
- Binary no. system has exactly 2 values 0 & 1.
- There are only 2 voltage levels - usually 0V & +5V indicated as H & L.

Logic: used to deal with process of determining truth or falsity of a statement.

Logic design: It is the application of a set of rules & techniques for developing digital ckt to create a solⁿ for some problems.

Binary variable: It is a variable or value changeable quantity but it can have only two values '0' or '1'.

Truth Table: It is a graphical representation of showing the truth relationship b/w i/p & o/p variables.

Logic Gate: It is a digital ckt with one or more i/p signal with only one o/p signal.

Logic diagram: A drawing made up of logic symbols showing i/p & o/p connections b/w various logical functions.

Logic Equation & Boolean Expression: A Boolean Expression is an expression that results in a boolean value i.e. in a value of either True (or) false, (or) '0' or '1'.


Logic gates

Symbol

IEEE Symbol


Truth table.

▷ NOT





a	y
0	1
1	0

2) AND




a	b	y
0	0	0
0	1	0
1	0	0
1	1	1

3) OR





a	b	y
0	0	0
0	1	1
1	0	1
1	1	1

4) EX-OR



a	b	y
0	0	0
0	1	1
1	0	1
1	1	0



5) EX-NOR



a	b	y
0	0	1
0	1	0
1	0	0
1	1	1


universal gates:

6) NAND



a	b	y
0	0	1
0	1	1
1	0	0
1	1	0

7) NOR



a	b	y
0	0	1
0	1	0
1	0	0
1	1	0

The following are the most common types of logic gates.

- Resistor Transistor Logic (RTL):
Common in the middle of the 1960s cheap but only of historical interest. A typical circuit is RTL922.
- Diode Transistor Logic (DTL):
Slow compare to TTL & more expensive than RTL.
- Emitter Coupled Logic (ECL):
Very fast but expensive. High power consumption. A typical circuit is 1004.
- Transistor Transistor Logic (TTL).
Moderately fast, cheap & moderately immune to noise.
- Complementary Metal Oxide Semiconductor (CMOS).
Very low power, good noise immunity, easy to match (interface) to other digital (or) analog ckt, potentially very cheap. Typically ckt is 4001.

Boolean Algebra (or) Switching Algebra.

It is a different kind of algebra. Invented by George Boole (1854).

This is one of the methods to simplify the design of logic circuits.

Boolean Algebra or switching algebra is a system of mathematical logic to perform different mathematical operations in binary system.

Theorems of Boolean algebra are used to simplify logic function or boolean equation or switching equation.

- ① Equivalence: If two binary variables a & b have same values then they are said to be equal.
i.e., $a=b, b=a$.

② Identity law:- [Ie]

Identity element doesnot change the value of Boolean expression.

$$a + I_e = a \rightarrow I_e \text{ for OR operation is '0'}$$

$$a \cdot I_e = a \rightarrow I_e \text{ for AND operation is '1'}$$

Ex: $a + 0 = a$ $a \cdot 1 = a$
 $1 + 0 = 1$ $0 \cdot 1 = 0$

③ Associative Law:

$$a + (b + c) = (a + b) + c$$

$$a \cdot (b \cdot c) = (a \cdot b) \cdot c$$

④ Commutative Law:

$$a + b = b + a$$

$$a \cdot b = b \cdot a$$

⑤ Distributive Law:

$$a(b + c) = ab + ac$$

$$a(b \cdot c) = (a \cdot b) \cdot c$$

$$a + bc = (a + b)(a + c)$$

⑥ Inversion or Complementary:

$$a \cdot \bar{a} = 0$$

$$a + \bar{a} = 1$$

⑦ Dual property:

$$A + 1 = 0$$

$$A \cdot 0 = 0$$

⑧ Idempotency law:

$$A + A = A$$

$$A \cdot A = A$$

⑨ Involution Law:


$$\bar{\bar{a}} = a$$

① Absorption law:
 $a + ab = a$


② De-Morgan's law:
 $\overline{A+B} = \bar{A} \cdot \bar{B}$
 $\overline{A \cdot B} = \bar{A} + \bar{B}$

Simplify the following Boolean expressions & implement them using basic & universal gates.


① AND
 $y = ab$




NAND
 $y = \overline{ab}$




NOR
 $y = \overline{a+b} = \bar{a} \cdot \bar{b}$




② OR
 $y = a + b$



NAND
 $y = \overline{a+b} = \bar{a} \cdot \bar{b}$




NOR
 $y = \overline{a+b}$




③ $y = \bar{a}b\bar{c} + a\bar{b}c + a\bar{b}\bar{c} + a\bar{b}c$
 $= \bar{a}b(\bar{c} + c) + a\bar{b}(\bar{c} + c)$
 $= \bar{a}b + a\bar{b}$
 $= \underline{a \oplus b}$

$y: \bar{a}b + a\bar{b}$


Basic gate:



NAND gate
 $y: \overline{\bar{a}b + a\bar{b}} = \overline{\bar{a}b} \cdot \overline{a\bar{b}}$




NOR gate:
 $y: \overline{\bar{a}b + a\bar{b}} = \overline{\bar{a}b} \cdot \overline{a\bar{b}} = (\overline{\bar{a} + b}) \cdot (\overline{a + \bar{b}}) = \overline{(\bar{a} + b) + (a + \bar{b})}$
 $= \overline{(\bar{a} + b) + (a + \bar{b})}$




1) $|A\beta| > 1$

When the total phase shift around a loop is 0° or 360° then the o/p oscillates, but the oscillations are of growing type.




2) $|A\beta| < 1$,

when the total phase shift around a loop is 0° or 360° , then the oscillations are of decaying type i.e. amplitude decreases exponentially & the oscillations finally cease.



3) $|A\beta| = 1$,

when a total phase shift around a loop is 0° or 360° . then the ckt produces oscillations with constant frequency and amplitude called sustained oscillations



Note:- For the feedback, the feedback signal should be in phase with i/p signal (v_s).

If Inverting amplifier is used in the oscillator ckt, then

→ 180° phase shift by amplifier ckt

→ 180° phase shift by feedback N/w.

So total phase shift around a loop is 360° .

If Non-inverting amplifier is used in the oscillator ckt, then.

→ 0° phase shift by amplifier ckt

→ 0° phase shift by feedback N/w

So total phase shift around a loop is 0° .

Classification of oscillators:-

Oscillators are classified based on the

* Waveform

* Components used

* Range of frequency

* Based

Subject :- Digital Electronics

Module 05 :- Application of Digital Circuits

Programmable logic devices :-

A programmable logic device (PLD) is a general name for a digital integrated circuit capable of being programmed to provide a variety of different logic functions. In this section, we will discuss several types of combinational PLD's. Simple combinational PLD's are capable of realizing from 2 to 10 functions of 4 to 16 variables with a single integrated circuit. More complex PLD's may contain thousands of gates and flip flop. Thus, a single PLD can replace a large number of integrated circuits and this leads to lower cost design. When a digital system is designed using a PLD, changes to the design can easily be made by changing the programming of the PLD without having to change the wiring in the system.

1. Programmable logic arrays :-


A programmable logic array (PLA) performs the same basic function as a ROM. A PLA with a 'n' input variables and 'm' output can realize m functions of n variables. The internal organization of the PLA is different from that of the ROM. The Decoder is replaced with an AND array which realizes selected product terms of the input variable. The OR arrays OR's together the product terms

needed to form the output functions, so a PLA implements a sum-of-products expression, while a ROM directly implements a truth-table.


Figure shows a PLA which realizes the function of ROM. Product terms are formed in the AND array by connecting switching elements at appropriate points in the array. For example to form $A'B'$ switching elements are used to connect the first word line with the A' and B' lines. Switching elements are connected in the OR array to select the product terms needed for the output function.

For example,

Fig(a)



Programmable logic array
structure






fig ⑥ :- PLA with three inputs,
five product terms and four outputs

$F_0 = A'B' + AC'$, switching elements are used to connect the $A'B'$ and AC' lines to the F_0 line. The connections in the AND and OR arrays of this PLA make it equivalent to the AND-OR array fig ⑥.

The contents of a PLA can be specified by a PLA table. Table 1 specifies the PLA in fig ⑥. The input side of the table specifies the product terms. The symbol 0, 1 and so on indicate whether a variable is complemented, not complemented @ not present in the corresponding product term. The output side of the table specifies which product terms appear in each output functions. A 1 @ 0 indicates whether a given product

term is present / not present in the corresponding output functions. Thus, the first row of table-1 indicates that the term $A'B$ is present in output functions F_0 and F_1 , & also the 2nd Row indicates that AC is present in F_0 and F_1 .

Table 1:- PAB table for figure (c).

Product term	inputs			outputs			
	A	B	C	F_0	F_1	F_2	F_3
$A'B$	0	0	-	1	0	1	0
AC	1	-	0	1	1	0	0
B	-	1	-	0	1	0	1
BC	-	1	0	0	0	1	0
AC	1	-	1	0	0	0	1

2. Programmable array logic

The PAL [Programmable array logic] is a special case of the programmable logic array for which the AND array is programmable and the OR array is fixed. The basic structure of the PAL is the same as the PLA. Here only the AND array is programmable, the PAL is less expensive than the more general PLA and the PAL is easier to program. For this reason, logic designers frequently use PAL's to replace individual logic gates among 2 / more OR gates; therefore each function to be realized can be simplified among two / more OR gates; \therefore each function to be realized can be simplified by itself without regard to common terms. For a given type of PAL,

the number of AND terms that feed each output OR gate is fixed and limited if the number of AND terms in a simplified function is too large, we may be forced to choose a PAL, with more gate inputs & fewer outputs.

Fig (a) PAL segment




Fig (a) (i) unprogrammed.






Fig (a) (ii) programmed


When several logic functions must be realized, Fig (a) represents a segment of an unprogrammed PAL. The symbol represents an input



buffer which is logically equivalent to



A buffer is used because each PAL input must drive many AND gate inputs. When the PAL is programmed, some of the interconnection points are programmed to make the desired connections to the AND gate inputs. Connections to the AND gate inputs in a PAL are represented by 'x's' as shown.



As an example, we will use the PAL segment of figure @ :- to realize the function $I_1 I_2' + I_1' I_2$. The 'x's' in figure @ ii) indicate that I_1 and I_2' lines are connected to the first AND gate and the I_1' & I_2 lines are connected to the other gate.

When designing with PAL's, unlike the more general PLA, the AND terms can not be shared among two or more OR gates; \therefore each function to be realized can be simplified by itself without regard to common terms. For a given type of PAL, the no. of AND terms that feed each o/p OR gate is fixed & limited. We may be forced to choose a PAL with more gate inputs and fewer outputs.


Complex programmable logic device

As integrated circuit technology continues to improve more & more gates can be placed on a single chip. This has allowed the development of complex programmable logic devices (CPLD's). Instead of a single PAL/PLA on a chip, many PAL's / PLA's can be placed on a single CPLD chip & interconnected. When storage elements such as flip-flops are also included on the same IC, a small digital system can be implemented with a single CPLD.

Fig @ shows the basic architecture of a Xilinx XC3064XL CPLD. This CPLD has 4 function blocks & each block has 16 associated macrocells (MC₁, MC₂, ...) each function block is a programmable AND-OR array that is configured as a PLA. Each macrocell contains a flip-flop and multiplexer that route signals from the function block to the input-output (I/O) block / to the interconnect array (IA). The IA selects signals from the macrocell output / I/O blocks and connects them back to function block input. Thus a signal generated in one function block can be used as an i/p to any other function block. The I/O blocks provide an interface b/w the bi-directional I/O pins on the IC and the interior of the CPLD.


Fig @ ⇒ how a signal generated in the PLA is routed to an I/O pin through a macrocell. Any.

of the 36 inputs from the IA (or their components) can be connected to any input of an 48 AND gates. Each OR gates can accept up to 48 product term inputs from the AND array. The macrocell logic in this diagram is a simplified version of the actual logic. The first mux(1) can be programmed to select the OR-gate output or its complement. Details of the flip-flop operation. The Mux(2) at the output of the macrocell can be programmed to select either the combinational output (Q) or the flip-flop output (Q). This output goes to the interconnect array and to the output cell. The output cell include three-state buffers(3) to drive the I/O pin. the buffer enable input



Architecture of xilinx XCR3064XL CPLD

Buffer enable input can be programmed from several sources when the I/O pin is used as an input, the buffer must be disable.



CPLD function block and macrocell.
 [Simplified version of XCR3064XL].

Field programmable gate array [FPGA]

In this section, we introduce the use of field-programmable gate array (FPGA) in Combinational logic design. An FPGA is an IC that contains an array of identical logic cell with programmable interconnections. The user can program the functions realized by each logic cell and the connections b/w the cells. Figure (c) shows the layout of part of a typical FPGA, the interior of the FPGA consists of an array of logic cells also called Configurable logic blocks (CLB's). The array of CLB is surrounded by a ring of I/P-O/P interface blocks. These I/O blocks connect the CLB signals to IC

pins, the space where the CLB is used to make connections between the CLB output and inputs.

Fig (a) shows a simplified version of a CLB. The CLB contains two function generators, a flip-flop & various multiplexers for making signals within the CLB. Each function generator has 4 I/Ps & can implement any function of up to four variables. The function generators are implemented as lookup table (LUT's). A 4 I/P LUT is essentially a reprogrammable ROM with 16 1-bit words. This ROM stores the truth table for the function being generated. The 4 multiplexers select either F or G




Fig (a) Layout of a typical FPGA

depending on the value of H_1 , the CLB has two Combinational outputs (x and y) and two flip-flop output (xq and ya). The x and y outputs and the flip flop inputs are selected by programmable multiplexers.





fig ① → Simplified Configurable logic block (CLB)
 The select inputs to the Muxes are programmed when the FPGA is configured. For example the x output can come from the F function generator, and the y output from the H function generator. Operation of the CLB flip-flop will be described in unit 11.


fig ② shows one way to implement a function generator with input a, b, c, d . The numbers in the squares represent the bits stored in the LUT. These bits enable particular minterms. Bcoz the functions being implemented is stored as a truth table, a function with only one minterm [with as many as 15 minterms requires a single function generator.
 The functions $F = abc$ and


$F = a'b'cd' + a'b'cd + a'bc'd' + a'bc'd + ab'cd' + ab'cd + abc'd' + abc'd + abcd$
 each require a single function generator.

a	b	c	d	F
0	0	0	0	0
0	0	0	1	1
⋮	⋮	⋮	⋮	⋮
1	1	1	1	1



Design of Sequential Circuits using ROM & PLA's.






PALs also provide a convenient way of realizing sequential circuits. PALs are available which contain D flip-flops that have their inputs driven from programmable array buses. Fig ② shows a segment of a sequential PAL. The D flip-flop is driven from an OR gate which is fed by two AND gates. The flip-flop output is fed back to the programmable AND array through a buffer. Thus the AND gate input can be connected to A, A', B, B', Q & Q'. The X's on the diagram show the connections required to realize the next-state equation.

$$Q^+ = D = A'BQ' + AB'A$$

The flip-flop output is connected to an inverting tri-state buffer, which is enabled when En = 1.

Sequential Circuit design using CPLD's



A typical CPLD contains a number of macrocells that are grouped into function blocks. Connections b/w the function block are made through an Interconnection array. Each macrocell contains a flip-flops and an OR gate, which has its inputs connected to an AND gate array. Some CPLD's are based on PAL's in which each OR gate has a fixed set of AND gates associated with it. Other CPLD's are based on PLA's in which each AND gate output within a function block can be connected to any OR gate input in that block.

Figure shows the structure of a Xilinx Coolrunner II CPLD, which uses a PLA in each

function block. This CPLD family is available in sizes from two to 32 function block (30 to 512 macrocells). Each function block has 16 inputs from the AIM (Advanced Interconnection Matrix) and up to 40 outputs to the AIM. Each function block PLN contains the equivalent of 56 AND gates.

CPLD Implementation of a Mealy Machine




Fig shows how a Mealy sequenced machine with two inputs, two outputs and two flip-flop can be implemented by a CPLD. Four macrocells are required, two to generate the D inputs to the flip-flop and two to generate the Z outputs. The flip flop outputs are fed back to the AND array input via

interconnection matrix (not shown). The number of product terms required depends on the complexity of the equation for the D's and the Z's.

② CPLD implementation of a shift register.





Figure shows how the 4-bit loadable right-shift register of can be implemented using four macro cells of a CPLD. The four OR-gate outputs implement the D inputs. A total of 12 product terms are required. The Q output are fed back to the AND array via the interconnection matrix.

③ CPLD implementation of a parallel adder with accumulator


Figure shows how three bits of the parallel adder with accumulator can be implemented.



Using a CPLD. Each bit of the address requires two macrocell. One of the macrocells implements the sum function and an accumulator flip-flop. The other macrocell implements the carry, which is fed back into the AND array. The Ad signal can be connected to the CE input of each flip-flop via an AND gate (not shown). Each bit of address requires eight product terms (four for the sum, three for the carry, and one for CE). If the flip-flops are programmed as T flip-flops then the logic for the sum can be simplified. For each accumulator flip-flop.

Sequential Circuit design using FPGA's.

An FPGA usually consists of an array of configurable logic blocks (CLBs) surrounded by a ring.



of I/O blocks. The I/O blocks may also contain other components such as memory blocks, clock generators, 2-to-1 state buffers, etc. A typical CLB contains two 4-input function generators, often referred to as look-up table & 20% programmable multiplexer, and D-CE flip-flop. The I/O blocks usually contain additional flip-flop for storing inputs & outputs and tri-state buffers for driving the I/O pins.

Figure shows a simplified block diagram for a 2x2 array of Spartan II CLB. This CLB is divided into two nearly identical slices. Each slice contains two 4-input function generators (10%), two D-CE flip-flop and additional logic for carry and control. This

Additional logic includes MUXes for selecting the flip-flop inputs and for multiplexing the LUT output to form functions of five or more variables.

FGA implementation of a Mealy Machine




Figure shows how a Mealy sequential machine with two inputs, two outputs and two flip-flop can be implemented by a FGA. Four LUT's (FG's or function generators) are required, two to generate the D inputs to the flip-flop and two to generate the Z outputs. The flip-flop outputs are fed back to the CLB inputs via interconnections external to the CLB. The entire circuit fits into one vertex CLB. This implementation works because each D and Z is a function of only four variables (X_1, X_2, Q_1 and Q_2). If more flip-flop or input are needed,

The 2ⁿ functions may have to be decomposed to this additional function generator.

Figure 1 Implementation of a shift register




Figure 1 shows how the 11-bit loadable shift register can be implemented using an FPGA. We would need to implement four 5-variable functions. This register requires eight LUTs because each 5-variable function requires two 4-variable function generators. However, if we set $CE = Sd + Sh$, then $CE = 0$ when $Sd = Sh = 0$ and the flip-flop hold their current values.

FPGA implementation of a parallel adder with accumulator




Figure shows how three bits of the parallel adder with accumulator can be implemented using an FPGA. Each bit of the adder can be implemented with two 3-variables function generators, one for the sum and one for the carry. The Ad signal can be connected to the CE input of each flip-flop so that the sum is loaded by the rising clock edge when $Ad=1$. The arrangement for generating the carries, shown in figure is rather slow because the carry signal must propagate through a function generator and its external interconnection for each bit. Because adders are frequently used in FPGAs, most FPGAs have bit-in-fast carry logic in addition to the function generators. If the fast carry logic is used, the bottom row of function generator in figure is not needed, and a parallel adder with an accumulator can be implemented using only one function generator for each bit.